MPC5125YVN400 Freescale Semiconductor, MPC5125YVN400 Datasheet - Page 918

IC MCU 32BIT E300 324TEPBGA

MPC5125YVN400

Manufacturer Part Number
MPC5125YVN400
Description
IC MCU 32BIT E300 324TEPBGA
Manufacturer
Freescale Semiconductor
Series
MPC51xxr

Specifications of MPC5125YVN400

Core Processor
e300
Core Size
32-Bit
Speed
400MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, USB OTG
Peripherals
DMA, WDT
Number Of I /o
64
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.33 V ~ 1.47 V
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
324-PBGA
Processor Series
MPC51xx
Core
e300
Data Bus Width
32 bit
Development Tools By Supplier
TWR-MPC5125-KIT, TWR-SER, TWR-ELEV, TOWER
Maximum Clock Frequency
400 MHz
Operating Supply Voltage
1.4 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Data Ram Size
32 KB
I/o Voltage
3.3 V
Interface Type
CAN, I2C
Minimum Operating Temperature
- 40 C
Program Memory Size
32 bit
Cpu Speed
400MHz
Embedded Interface Type
CAN, I2C, SPI, UART, USB
Digital Ic Case Style
TEPBGA
No. Of Pins
324
Rohs Compliant
Yes
Cpu Family
MPC5xx
Device Core Size
32b
Frequency (max)
400MHz
Total Internal Ram Size
32KB
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
324
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC5125YVN400
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MPC5125YVN400
Manufacturer:
LTC
Quantity:
29
Part Number:
MPC5125YVN400
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Universal Serial Bus Interface with On-The-Go
As noted earlier, the client request includes a pointer to the base of the buffer and offsets into the buffer to
annotate which buffer sections are used on each bus transaction that occurs on this endpoint. System
software must initialize each transaction description in an iTD to ensure it uses the correct portion of the
client buffer. For example, for each transaction description, the PG field is set to index the correct physical
buffer page pointer and the transaction offset field is set relative to the correct buffer pointer page (for
example, the same one referenced by the PG field). When the host controller executes a transaction, it
selects a transaction description record based on USB_FRINDEX[2:0]. It then uses the current page buffer
pointer (as selected by the PG field) and concatenates to the transaction offset field. The result is a starting
buffer address for the transaction. As the host controller moves data for the transaction, it must watch for
a page wrap condition and properly advance to the next available page buffer pointer. System software
must not use the Page 6 buffer pointer in a transaction description where the length of the transfer wraps
a page boundary. Doing so yields undefined behavior. The host controller hardware is not required to alias
the page selector to page zero. USB 2.0 isochronous endpoints can specify a period greater than one.
Software can achieve the appropriate scheduling by linking iTDs into the appropriate frames (relative to
the frame list) and by setting appropriate transaction description elements active bits to a one.
32.6.6.2.1
The isochronous scheduling threshold field in the USB_HCCPARAMS register is an indicator to system
software as to how the host controller pre-fetches and effectively caches schedule data structures. System
software uses it when adding isochronous work items to the periodic schedule. The value of this field
indicates to system software the minimum distance it can update isochronous data (relative to the current
location of the host controller execution in the periodic list) and continue to have the host controller
process them.
32-90
Frame List
Frame i+1
Frame i+2
Frame i+n
Frame i
Periodic Scheduling Threshold
Figure 32-56. Example Association of iTDs to Client Request Buffer
MPC5125 Microcontroller Reference Manual, Rev. 2
iTD
iTD
iTD
N
0
1
Client Buffer
Freescale Semiconductor
Transaction
Information
Request
Client
USB

Related parts for MPC5125YVN400