MPC5125YVN400 Freescale Semiconductor, MPC5125YVN400 Datasheet - Page 1061

• Manufacturer Part Number: MPC5125YVN400
• Description: IC MCU 32BIT E300 324TEPBGA
• Manufacturer: Freescale Semiconductor
• Series: MPC51xxr

Specifications of MPC5125YVN400

• Core Processor: e300
• Core Size: 32-Bit
• Speed: 400MHz
• Connectivity: CAN, EBI/EMI, Ethernet, I²C, USB OTG
• Peripherals: DMA, WDT
• Number Of I /o: 64
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.33 V ~ 1.47 V
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 324-PBGA
• Processor Series: MPC51xx
• Core: e300
• Data Bus Width: 32 bit
• Development Tools By Supplier: TWR-MPC5125-KIT, TWR-SER, TWR-ELEV, TOWER
• Maximum Clock Frequency: 400 MHz
• Operating Supply Voltage: 1.4 V
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• Data Ram Size: 32 KB
• I/o Voltage: 3.3 V
• Interface Type: CAN, I2C
• Minimum Operating Temperature: - 40 C
• Program Memory Size: 32 bit
• Cpu Speed: 400MHz
• Embedded Interface Type: CAN, I2C, SPI, UART, USB
• Digital Ic Case Style: TEPBGA
• No. Of Pins: 324
• Rohs Compliant: Yes
• Cpu Family: MPC5xx
• Device Core Size: 32b
• Frequency (max): 400MHz
• Total Internal Ram Size: 32KB
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 324
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Freescale Semiconductor
from Module Base
0x0140–0x0FFC
0x1000–0x101C
0x1020–0x103C
0x1040–0x105C
0x1060–0x107C
0x1080–0x109C
0x1100–0x113C
Address Offset
0x10C0–0x10DC
0x10A0–0x10BC
0x10E0–0x10FC
0x012A
0x012B
0x012C
0x012D
0x012E
0x012F
0x013A
0x013B
0x013C
0x013D
0x013E
0x013F
0x0130
0x0131
0x0132
0x0133
0x0134
0x0135
0x0136
0x0137
0x0138
0x0139
MPC5125 Microcontroller Reference Manual, Rev. 2, Release Candidate
DCHPRI42—DMA Channel 42 Priority
DCHPRI43—DMA Channel 43 Priority
DCHPRI44—DMA Channel 44 Priority
DCHPRI45—DMA Channel 45 Priority
DCHPRI46—DMA Channel 46 Priority
DCHPRI47—DMA Channel 47 Priority
DCHPRI48—DMA Channel 48 Priority
DCHPRI49—DMA Channel 49 Priority
DCHPRI50—DMA Channel 50 Priority
DCHPRI51—DMA Channel 51 Priority
DCHPRI52—DMA Channel 52 Priority
DCHPRI53—DMA Channel 53 Priority
DCHPRI54—DMA Channel 54 Priority
DCHPRI55—DMA Channel 55 Priority
CHPRI56D—DMA Channel 56 Priority)
DCHPRI57—DMA Channel 57 Priority
DCHPRI58—DMA Channel 58 Priority
DCHPRI59—DMA Channel 59 Priority
DCHPRI60—DMA Channel 60 Priority
DCHPRI61—DMA Channel 61 Priority
DCHPRI62—DMA Channel 62 Priority
DCHPRI63—DMA Channel 63 Priority
Reserved
TCD00—Transfer Control Descriptors Channel 00
TCD01—Transfer Control Descriptors Channel 01
TCD02—Transfer Control Descriptors Channel 02
TCD03—Transfer Control Descriptors Channel 03
TCD04—Transfer Control Descriptors Channel 04
TCD05—Transfer Control Descriptors Channel 05
TCD06—Transfer Control Descriptors Channel 06
TCD07—Transfer Control Descriptors Channel 07
TCD08—Transfer Control Descriptors Channel 08
Table A-2. MPC5125 Detailed Register Map (continued)
Register
Access Reset Value
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
—
—
—
—
—
—
—
—
—
3
3
3
3
3
3
3
3
3
1
Section/Page
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.16/9-25
9.2.1.17/9-25
9.2.1.17/9-25
9.2.1.17/9-25
9.2.1.17/9-25
9.2.1.17/9-25
9.2.1.17/9-25
9.2.1.17/9-25
9.2.1.17/9-25
9.2.1.17/9-25
Memory Map
A-57