MPC5125YVN400 Freescale Semiconductor, MPC5125YVN400 Datasheet - Page 810

IC MCU 32BIT E300 324TEPBGA

MPC5125YVN400

Manufacturer Part Number
MPC5125YVN400
Description
IC MCU 32BIT E300 324TEPBGA
Manufacturer
Freescale Semiconductor
Series
MPC51xxr

Specifications of MPC5125YVN400

Core Processor
e300
Core Size
32-Bit
Speed
400MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, USB OTG
Peripherals
DMA, WDT
Number Of I /o
64
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.33 V ~ 1.47 V
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
324-PBGA
Processor Series
MPC51xx
Core
e300
Data Bus Width
32 bit
Development Tools By Supplier
TWR-MPC5125-KIT, TWR-SER, TWR-ELEV, TOWER
Maximum Clock Frequency
400 MHz
Operating Supply Voltage
1.4 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Data Ram Size
32 KB
I/o Voltage
3.3 V
Interface Type
CAN, I2C
Minimum Operating Temperature
- 40 C
Program Memory Size
32 bit
Cpu Speed
400MHz
Embedded Interface Type
CAN, I2C, SPI, UART, USB
Digital Ic Case Style
TEPBGA
No. Of Pins
324
Rohs Compliant
Yes
Cpu Family
MPC5xx
Device Core Size
32b
Frequency (max)
400MHz
Total Internal Ram Size
32KB
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
324
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC5125YVN400
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MPC5125YVN400
Manufacturer:
LTC
Quantity:
29
Part Number:
MPC5125YVN400
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Secure Digital Host Controller (SDHC)
28.5.3.4
Card registry on MMC and SD cards is different.
For SD card operation, the identification process starts at clock rate Fod, initialization clock frequency
defined by the card spec, (below 400 kHz for most of the card) as defined by the card spec. After the bus
is activated, the host requests the card to send their valid operation conditions. The response to ACMD41
is the operation condition register of the card. The same command is sent to all of the new cards in the
system. Incompatible cards are put into inactive state. The host then issues the command, All_Send_CID
(CMD2), to each card to get its unique card identification (CID) number. Cards currently unidentified (in
ready state) send their CID number as the response. After the CID is sent by the card, the card goes into
the identification state.
The host then issues Send_Relative_Addr (CMD3), requesting the card to publish a new relative card
address (RCA) shorter than CID. This addresses the card for future data transfer operations. After the RCA
is received, the card state changes to the stand-by state. At this point, if the host wants the card to have an
alternative RCA number, it may ask the card to publish a new number by sending another
Send_Relative_Addr command to the card. The last published RCA is the actual RCA of the card.
The host repeats the identification process with CMD2 and CMD3 for each card in the system.
For MMC operation, the host starts the card identification process in open-drain mode with the
identification clock rate Fod. Open drain driver stages on the CMD line allow parallel card operation
during card identification. After the bus is activated, the host requests the cards to send their valid
operation conditions (CMD1). The response to CMD1 is a wired operation on the condition restrictions of
all cards in the system. Incompatible cards are sent into inactive state. The host then issues the broadcast
command All_Send_CID (CMD2), asking all cards for their unique card identification (CID) number. All
unidentified cards (those in ready state) simultaneously start sending their CID numbers serially, while
bit-wise monitoring their outgoing bitstream. Those cards, whose outgoing CID bits do not match the
corresponding bits on the command line in any of the bit periods, stop sending their CID immediately and
must wait for the next identification cycle. Because CID is unique for each card, only one card can
successfully send its full CID to the host. This card then goes into identification state. Thereafter, the host
issues Set_Relative_Addr (CMD3) to assign to this card a relative card address (RCA). After the RCA is
received, the card state changes to stand-by state, and the card does not react to further identification
cycles. Its output switches from open-drain to push-pull. The host repeats the process, CMD2 and CMD3,
until the host receives time-out condition to recognize completion of the identification process.
28-38
if(End Command Response true and no response timeout)
{send_cmd_wait_resp(SD_APP_OP_COND, voltage_range_arguement, 0x01, 0x40); // ACMD41, SD
card found
Card = sd;
}
else // the card have no response to APP_CMD, it is not SD card
{send_cmd_wait_resp(SEND_OP_COND, voltage_range_arguement, 0x01, 0x40); //CMD1, MMC card
found
if(End Command Response true and no response timeout)
{Card = mmc;}
else{ Card = No card or failed contact;}
}
Card Registry
MPC5125 Microcontroller Reference Manual, Rev. 2
Freescale Semiconductor
}

Related parts for MPC5125YVN400