MPC5125YVN400 Freescale Semiconductor, MPC5125YVN400 Datasheet - Page 580

• Manufacturer Part Number: MPC5125YVN400
• Description: IC MCU 32BIT E300 324TEPBGA
• Manufacturer: Freescale Semiconductor
• Series: MPC51xxr

Specifications of MPC5125YVN400

• Core Processor: e300
• Core Size: 32-Bit
• Speed: 400MHz
• Connectivity: CAN, EBI/EMI, Ethernet, I²C, USB OTG
• Peripherals: DMA, WDT
• Number Of I /o: 64
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.33 V ~ 1.47 V
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 324-PBGA
• Processor Series: MPC51xx
• Core: e300
• Data Bus Width: 32 bit
• Development Tools By Supplier: TWR-MPC5125-KIT, TWR-SER, TWR-ELEV, TOWER
• Maximum Clock Frequency: 400 MHz
• Operating Supply Voltage: 1.4 V
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• Data Ram Size: 32 KB
• I/o Voltage: 3.3 V
• Interface Type: CAN, I2C
• Minimum Operating Temperature: - 40 C
• Program Memory Size: 32 bit
• Cpu Speed: 400MHz
• Embedded Interface Type: CAN, I2C, SPI, UART, USB
• Digital Ic Case Style: TEPBGA
• No. Of Pins: 324
• Rohs Compliant: Yes
• Cpu Family: MPC5xx
• Device Core Size: 32b
• Frequency (max): 400MHz
• Total Internal Ram Size: 32KB
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 324
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

MSCAN
22.2
The MSCAN uses two external pins. In the module, the MSCAN pins are shared with other functionary
and can be available at four different groups of pins. The configuration of the pin-muxing is controlled by
the Port Configuration Register.
22-2
•
•
•
•
•
•
•
•
•
•
•
— Standard and extended data frames
— 0–8 bytes data length
— Programmable bit rate as fast as 1 Mbit/s, depending on actual bit timing and clock jitter of PLL
— Support for remote frames
— Five receive buffers with FIFO storage scheme
Three transmit buffers with internal prioritization using a local priority concept
Flexible maskable identifier filter supports two full-size extended identifier filters (two 32-bit) or
four 16-bit filters or eight 8-bit filters
Programmable wake-up functionality
Programmable loop back mode supports self-test operation
Programmable listen-only mode for monitoring of CAN bus
Separate signalling and interrupt capabilities for all CAN receiver and transmitter error states
(warning, error passive, bus-off)
Programmable clock source. See
Internal timer for time-stamping of received and transmitted messages
Three low power modes: sleep, power down and MSCAN enable
Programmable bus-off recovery functionality
Global initialization of configuration registers
External Signal Description
MPC5125 Microcontroller Reference Manual, Rev. 2
Chapter 5, “Clocks and Low-Power Modes.”
Freescale Semiconductor