MPC5125YVN400 Freescale Semiconductor, MPC5125YVN400 Datasheet - Page 416

IC MCU 32BIT E300 324TEPBGA

MPC5125YVN400

Manufacturer Part Number
MPC5125YVN400
Description
IC MCU 32BIT E300 324TEPBGA
Manufacturer
Freescale Semiconductor
Series
MPC51xxr

Specifications of MPC5125YVN400

Core Processor
e300
Core Size
32-Bit
Speed
400MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, USB OTG
Peripherals
DMA, WDT
Number Of I /o
64
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.33 V ~ 1.47 V
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
324-PBGA
Processor Series
MPC51xx
Core
e300
Data Bus Width
32 bit
Development Tools By Supplier
TWR-MPC5125-KIT, TWR-SER, TWR-ELEV, TOWER
Maximum Clock Frequency
400 MHz
Operating Supply Voltage
1.4 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Data Ram Size
32 KB
I/o Voltage
3.3 V
Interface Type
CAN, I2C
Minimum Operating Temperature
- 40 C
Program Memory Size
32 bit
Cpu Speed
400MHz
Embedded Interface Type
CAN, I2C, SPI, UART, USB
Digital Ic Case Style
TEPBGA
No. Of Pins
324
Rohs Compliant
Yes
Cpu Family
MPC5xx
Device Core Size
32b
Frequency (max)
400MHz
Total Internal Ram Size
32KB
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
324
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC5125YVN400
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MPC5125YVN400
Manufacturer:
LTC
Quantity:
29
Part Number:
MPC5125YVN400
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
General Purpose Timers (GPT)
15-6
STOP_CONT
OPEN_DRN
TIMER_MS
INTEN
GPIO
Field
Stop Continuous—Applies to multiple modes, as follows:
0 Stop
1 Continuous
IC mode
OC mode
Note: Software needs to pass through Timer_MS=000 state to restart timer.
PWM mode
CPU Timer mode
GPIO modes
Open Drain
0 Normal I/O
1 Open Drain emulation—affects all modes that drive the I/O pin (GPIO, OC, & PWM). Any output 1 is
Interrupt enable. Enables interrupt generation to the CPU for all modes (IC, OC, PWM, and Internal Timer).
GPIO mode type. Simple GPIO functionality that can be used simultaneously with the Internal Timer mode. It
is not compatible with IC, OC, or PWM modes, since these modes require the usage of the I/O pin.
0x Timer enabled as simple GPIO input
10 Timer enabled as simple GPIO output, value=0
11 Timer enabled as simple GPIO output, value=1 (tri-state if Open_Drn=1)
While in GPIO modes, internal timer mode is also available. To prevent undesired timer expiration, set the CE
bit low.
Timer Mode Select (and module enable).
000 Timer module not enabled. Associated I/O pin is in input state. All Timer operation is completely
001 Timer enabled for input capture. Sub-mode can be set in field ICM.
010 Timer enabled for output compare.
011 Timer enabled for PWM.
1xx timer enabled for simple GPIO. Internal timer modes available. CE bit controls timer counter.
• Stop operation—At each IC event, counter is reset.
• Continuous operation—counter is not reset at each IC event.
• Effect is to create Status count values that are cumulative between Capture events. If the Pulse Mode
• Stop operation—Counter resets and stops at first OC event.
• Continuous operation—counter resets and continues at each OC event.
• Effect to is create back-to-back periodic OC events.
• Bit not used, operation is always Continuous.
• Stop operation—On counter expiration, Timer waits until Status bit is cleared by passing through
• Continuous operation—On counter expiration, Timer resets and immediately begin a new cycle.
• Effect is to generate fixed periodic timeouts.
• Bit not used.
Capture mode is specified, the Stop_Cont bit is not used, operation fixed as if it were Stop.
Timer_MS=000 state before beginning a new cycle.
converted to a tri-state condition on the I/O pin.
disabled. Control and status registers remain accessible. This mode should be entered when timer is to
be re-configured, except where the user does not want the I/O pin to become an input.
Table 15-3. GPT_MODE Field Descriptions (continued)
MPC5125 Microcontroller Reference Manual, Rev. 2
Description
Freescale Semiconductor

Related parts for MPC5125YVN400