MPC8536DS Freescale Semiconductor, MPC8536DS Datasheet - Page 952

• Manufacturer Part Number: MPC8536DS
• Description: BOARD DEV SYSTEM MPC8536E
• Manufacturer: Freescale Semiconductor
• Series: PowerQUICC III™r
• Type: MPUr

Specifications of MPC8536DS

• Contents: Board, Software and Documentation
• Processor Series: MPC85xx
• Core: e500
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 667 MHz
• Operating Supply Voltage: - 0.3 V to + 1.21 V
• Maximum Operating Temperature: + 105 C
• Data Ram Size: 32 KB
• Interface Type: SPI, USB
• Program Memory Type: DDR2, DDR3, SDRAM
• Core Size: 32 Bit
• Program Memory Size: 544KB
• Cpu Speed: 1.5GHz
• Digital Ic Case Style: BGA
• No. Of Pins: 783
• Supply Voltage Range: 0.95V To 1.05V
• Rohs Compliant: Yes
• For Use With/related Products: MPC8536
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Enhanced Three-Speed Ethernet Controllers
14-204
Offset
0–1
10–13
Bits
5
6
7
8
9
Table 14-169. Transmit Data Buffer Descriptor (TxBD) Field Descriptions (continued)
Name
PRE
DEF
HFE
RC
TC
CF
LC
RL
—
MPC8536E PowerQUICC III Integrated Processor Reference Manual, Rev. 1
Tx CRC. Written by user. (Valid only while it is set in first BD and TxBD[PAD/CRC] is cleared and
MACCFG2[PAD/CRC enable] is cleared and MACCFG2[CRC enable] is cleared.) If
MACCFG2[PAD/CRC enable] is set or MACCFG2[CRC enable] is set, this bit is ignored in ethernet
modes.
If FIFOCFG[CRCAPP] is set, this bit is ignored in FIFO modes
0 End transmission immediately after the last data byte with no hardware generated CRC
1 Transmit the CRC sequence after the last data byte.
Transmit user-defined Ethernet preamble. Written by user. Valid only if set in the first BD of a frame,
and MACCFG2[PreAm TxEN] is set.
0 This frame does not contain Ethernet preamble bytes for transmission.
1 This frame includes a user-defined Ethernet preamble sequence prior to the destination address
Defer indication. The eTSEC updates this bit after transmitting a frame (TxBD[L] is set)
0 This frame was not deferred.
1 This frame did not have a collision before it was sent but it was sent late because of deferring
Reserved
Huge frame enable. Written by user. Valid only if set in the first BD of a frame and MACCFG2[Huge
Frame] is cleared. If MACCFG2[Huge Frame] is set, this bit is ignored.
0 Truncate transmit frame if its length is greater than the MAC’s maximum frame length.
1 Allow large frames to be transmitted without truncation.
Late collision. Written by the eTSEC.
0 No late collision.
1 A collision occurred after 64 bytes are sent. The eTSEC terminates the transmission and
Control Frame. Written by user. Valid only if set in the first BD of a frame.
0 Regular frame; transmission is deferred when eTSEC is in PAUSE.
1 Control frame; transmission starts even if eTSEC is in PAUSE.
Retransmission Limit. Written by the eTSEC.
0 Transmission before maximum retry limit is hit.
1 The transmitter failed (max. retry limit + 1) attempts to successfully send a message due to
Retry Count. Written by the eTSEC.
0 The frame is sent correctly the first time.
x One or more attempts where needed to send the transmit frame. If this field is 15, then 15 or
appended, unless TxBD[PAD/CRC] is set.
in the data buffer.
updates LC.
repeated collisions. The eTSEC terminates the transmission and updates RL.
more retries were needed. The Ethernet controller updates RC after sending the buffer.
Description
Freescale Semiconductor