MPC8536DS Freescale Semiconductor, MPC8536DS Datasheet - Page 1098

• Manufacturer Part Number: MPC8536DS
• Description: BOARD DEV SYSTEM MPC8536E
• Manufacturer: Freescale Semiconductor
• Series: PowerQUICC III™r
• Type: MPUr

Specifications of MPC8536DS

• Contents: Board, Software and Documentation
• Processor Series: MPC85xx
• Core: e500
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 667 MHz
• Operating Supply Voltage: - 0.3 V to + 1.21 V
• Maximum Operating Temperature: + 105 C
• Data Ram Size: 32 KB
• Interface Type: SPI, USB
• Program Memory Type: DDR2, DDR3, SDRAM
• Core Size: 32 Bit
• Program Memory Size: 544KB
• Cpu Speed: 1.5GHz
• Digital Ic Case Style: BGA
• No. Of Pins: 783
• Supply Voltage Range: 0.95V To 1.05V
• Rohs Compliant: Yes
• For Use With/related Products: MPC8536
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

PCI Express Interface Controller
As an initiator, the PCI Express controller supports memory read and write operations with a maximum
transaction size of 256 bytes. In addition, configuration and I/O transactions are supported if the PCI
Express controller is in RC mode. As a target interface, the PCI Express controller accepts read and write
operations to local memory space. When configured as an EP device, the PCI Express controller accepts
configuration transactions to the internal PCI Express configuration registers. Message generation and
acceptance are supported in both RC and EP modes. Locked transactions and inbound I/O transactions are
not supported.
17.1.1.1
Outbound internal platform transactions to PCI Express are first mapped to a translation window to
determine what PCI Express transactions are to be issued. A transaction from the internal platform can
become a PCI Express Memory, I/O, Message, or Configuration transaction depending on the window
attributes.
A transaction may be broken up into smaller sized transactions depending on the original request size,
transaction type, and either the PCI Express device control register [MAX_PAYLOAD_SIZE] field for
write requests or the PCI Express device control register [MAX_READ_SIZE] field for read requests. The
17-2
Outbound Transactions
MPC8536E PowerQUICC III Integrated Processor Reference Manual, Rev. 1
Internal Platform (OCeaN) Interface
RX
RX
RX
Figure 17-1. PCI Express Controller Block Diagram
PCI Express Link
SerDes Interface
TX
TX
TX
Transaction Layer
Data Link Layer
MAC Layer
Message Manager
Freescale Semiconductor