MPC8536DS Freescale Semiconductor, MPC8536DS Datasheet - Page 829

• Manufacturer Part Number: MPC8536DS
• Description: BOARD DEV SYSTEM MPC8536E
• Manufacturer: Freescale Semiconductor
• Series: PowerQUICC III™r
• Type: MPUr

Specifications of MPC8536DS

• Contents: Board, Software and Documentation
• Processor Series: MPC85xx
• Core: e500
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 667 MHz
• Operating Supply Voltage: - 0.3 V to + 1.21 V
• Maximum Operating Temperature: + 105 C
• Data Ram Size: 32 KB
• Interface Type: SPI, USB
• Program Memory Type: DDR2, DDR3, SDRAM
• Core Size: 32 Bit
• Program Memory Size: 544KB
• Cpu Speed: 1.5GHz
• Digital Ic Case Style: BGA
• No. Of Pins: 783
• Supply Voltage Range: 0.95V To 1.05V
• Rohs Compliant: Yes
• For Use With/related Products: MPC8536
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Table 14-48
14.5.3.5.7
The MIIMCOM register is written by the user.
Table 14-49
Freescale Semiconductor
29–31
1–26
0–29
Bits
Bits
27
28
0
Offset eTSEC1:0x2_4524
Reset
W
R
Reset Mgmt Reset management. This bit is cleared by default.
MgmtClk
No Pre
Name
Name
0
—
—
—
describes the fields of the MIIMCFG register.
describes the fields of the MIIMCOM register.
MII Management Command Register (MIIMCOM)
MPC8536E PowerQUICC III Integrated Processor Reference Manual, Rev. 1
0 Allow the MII MGMT to perform mgmt read/write cycles if requested through the host interface.
1 Reset the MII MGMT.
Reserved
Preamble suppress. This bit is cleared by default.
0 The MII MGMT performs Mgmt read/write cycles with 32 clocks of preamble.
1 The MII MGMT suppresses preamble generation and reduces the Mgmt cycle from 64 clocks to 32
Reserved
This field determines the clock frequency of the MII management clock (EC_MDC). Its default value is
111.
Note: The eTSEC system clock is derived from (CCB Clock)/2.
000 1/4 of the eTSEC system clock divided by 8
001 1/4 of the eTSEC system clock divided by 8
010 1/6 of the eTSEC system clock divided by 8
011 1/8 of the eTSEC system clock divided by 8
100 1/10 of the eTSEC system clock divided by 8
101 1/14 of the eTSEC system clock divided by 8
110 1/20 of the eTSEC system clock divided by 8
111 1/28 of the eTSEC system clock divided by 8
Reserved
clocks. This is in accordance with IEEE 802.3/22.2.4.4.2.
Figure 14-45. MIIMCOM Register Definition
Table 14-48. MIIMCFG Field Descriptions
Table 14-49. MIIMCOM Descriptions
—
Figure 14-45
All zeros
Description
Description
describes the definition for MIIMCOM.
Enhanced Three-Speed Ethernet Controllers
29
Scan Cycle
30
Access: Read/Write
Read Cycle
31
14-81