MPC8536DS Freescale Semiconductor, MPC8536DS Datasheet - Page 67

• Manufacturer Part Number: MPC8536DS
• Description: BOARD DEV SYSTEM MPC8536E
• Manufacturer: Freescale Semiconductor
• Series: PowerQUICC III™r
• Type: MPUr

Specifications of MPC8536DS

• Contents: Board, Software and Documentation
• Processor Series: MPC85xx
• Core: e500
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 667 MHz
• Operating Supply Voltage: - 0.3 V to + 1.21 V
• Maximum Operating Temperature: + 105 C
• Data Ram Size: 32 KB
• Interface Type: SPI, USB
• Program Memory Type: DDR2, DDR3, SDRAM
• Core Size: 32 Bit
• Program Memory Size: 544KB
• Cpu Speed: 1.5GHz
• Digital Ic Case Style: BGA
• No. Of Pins: 783
• Supply Voltage Range: 0.95V To 1.05V
• Rohs Compliant: Yes
• For Use With/related Products: MPC8536
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Figure
Number
14-82
14-83
14-84
14-85
14-86
14-87
14-88
14-89
14-90
14-91
14-92
14-93
14-94
14-95
14-96
14-97
14-98
14-99
14-100
14-101
14-102
14-103
14-104
14-105
14-106
14-107
14-108
14-109
14-110
14-111
14-112
14-113
14-114
14-115
14-116
14-117
14-118
14-119
14-120
14-121
14-122
Freescale Semiconductor
Transmit Broadcast Packet Counter Register Definition .................................................. 14-101
Transmit Pause Control Frame Counter Register Definition ............................................ 14-102
Transmit Deferral Packet Counter Register Definition..................................................... 14-102
Transmit Excessive Deferral Packet Counter Register Definition.................................... 14-103
Transmit Single Collision Packet Counter Register Definition ........................................ 14-103
Transmit Multiple Collision Packet Counter Register Definition..................................... 14-104
Transmit Late Collision Packet Counter Register Definition ........................................... 14-104
Transmit Excessive Collision Packet Counter Register Definition .................................. 14-105
Transmit Total Collision Counter Register Definition ...................................................... 14-105
Transmit Drop Frame Counter Register Definition .......................................................... 14-106
Transmit Jabber Frame Counter Register Definition ........................................................ 14-106
Transmit FCS Error Counter Register Definition ............................................................. 14-107
Transmit Control Frame Counter Register Definition ...................................................... 14-107
Transmit Oversized Frame Counter Register Definition .................................................. 14-108
Transmit Undersize Frame Counter Register Definition .................................................. 14-108
Transmit Fragment Counter Register Definition .............................................................. 14-109
Carry Register 1 (CAR1) Register Definition................................................................... 14-109
Carry Register 2 (CAR2) Register Definition....................................................................14-111
Carry Mask Register 1 (CAM1) Register Definition........................................................ 14-112
Carry Mask Register 2 (CAM2) Register Definition........................................................ 14-113
Receive Filer Rejected Packet Counter Register Definition ............................................. 14-114
IGADDRn Register Definition ......................................................................................... 14-115
GADDRn Register Definition........................................................................................... 14-116
FIFOCFG Register Definition .......................................................................................... 14-117
ATTR Register Definition ................................................................................................. 14-118
ATTRELI Register Definition........................................................................................... 14-119
RQPRM Register Definition ............................................................................................. 14-120
RFBPTR0–RFBPTR7 Register Definition........................................................................ 14-121
TMR_CTRL Register Definition ...................................................................................... 14-122
TMR_TEVENT Register Definition................................................................................. 14-124
TMR_PEVENT Register Definition ................................................................................. 14-127
TMR_PEMASK Register Definition ................................................................................ 14-127
TMR_CNT_H Register Definition ................................................................................... 14-129
TMR_ADD Register Definition........................................................................................ 14-129
TMR_ACC Register Definition ........................................................................................ 14-130
TMR_PRSC Register Definition ...................................................................................... 14-130
TMROFF_H/L Register Definition .................................................................................. 14-131
TMR_ALARM1-2_H/L Register Definition .................................................................... 14-131
TMR_FIPERn Register Definition ................................................................................... 14-133
TMR_ETTS1-2_H/L Register Definition ......................................................................... 14-133
Control Register Definition............................................................................................... 14-136
MPC8536E PowerQUICC III Integrated Processor Reference Manual, Rev. 1
Figures
Title
Number
Page
lxvii