MPC8536DS Freescale Semiconductor, MPC8536DS Datasheet - Page 381

• Manufacturer Part Number: MPC8536DS
• Description: BOARD DEV SYSTEM MPC8536E
• Manufacturer: Freescale Semiconductor
• Series: PowerQUICC III™r
• Type: MPUr

Specifications of MPC8536DS

• Contents: Board, Software and Documentation
• Processor Series: MPC85xx
• Core: e500
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 667 MHz
• Operating Supply Voltage: - 0.3 V to + 1.21 V
• Maximum Operating Temperature: + 105 C
• Data Ram Size: 32 KB
• Interface Type: SPI, USB
• Program Memory Type: DDR2, DDR3, SDRAM
• Core Size: 32 Bit
• Program Memory Size: 544KB
• Cpu Speed: 1.5GHz
• Digital Ic Case Style: BGA
• No. Of Pins: 783
• Supply Voltage Range: 0.95V To 1.05V
• Rohs Compliant: Yes
• For Use With/related Products: MPC8536
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Freescale Semiconductor
0x13C8–
0x1434–
0x1514–
0x1674–
0x1744–
0x13C0
0x13C4
0x20EF
0x13A4
0x13B0
0x13FF
0x14FF
0x15FF
0x171F
0x20F0
0x1400
0x1410
0x1420
0x1430
0x1500
0x1510
0x1600
0x1610
0x1620
0x1630
0x1640
0x1650
0x1660
0x1670
0x1720
0x1740
0x2100
0x2110
0x2120
0x2130
0x2140
0x2150
Offset
PM2MR2—Performance monitor 2 mask register 2
PM3MR0—Performance monitor 3 mask register 0
PM3MR1—Performance monitor 3 mask register 1
PM3MR2—Performance monitor 3 mask register 2
Reserved
MSGR0—Message register 0
MSGR1—Message register 1
MSGR2—Message register 2
MSGR3—Message register 3
Reserved
MER—Message enable register
MSR—Message status register
Reserved
MSIR0—Shared message signaled interrupt register 0
MSIR1—Shared message signaled interrupt register 1
MSIR2—Shared message signaled interrupt register 2
MSIR3—Shared message signaled interrupt register 3
MSIR4—Shared message signaled interrupt register 4
MSIR5—Shared message signaled interrupt register 5
MSIR6—Shared message signaled interrupt register 6
MSIR7—Shared message signaled interrupt register 7
Reserved
MSISR—Shared message signaled interrupt status register
MSIIR—Shared message signaled interrupt index register
Reserved
TFRRB—Timer frequency reporting register group B
GTCCRB0—Global timer current count register group B 0
GTBCRB0—Global timer base count register group B 0
GTVPRB0—Global timer vector/priority register group B 0
GTDRB0—Global timer destination register group B 0
GTCCRB1—Global timer current count register group B 1
GTBCRB1—Global timer base count register group B 1
MPC8536E PowerQUICC III Integrated Processor Reference Manual, Rev. 1
Table 9-4. PIC Register Address Map (continued)
Register
Global Timer Group B Registers
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Programmable Interrupt Controller (PIC)
RC
RC
RC
RC
RC
RC
RC
RC
—
—
—
—
—
W
R
R
R
0xFFFF_FFFF
0xFFFF_FFFF
0xFFFF_FFFF
0xFFFF_FFFF
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x8000_0000
0x8000_0000
0x0000_0001
0x0000_0000
0x8000_0000
Reset
—
—
—
—
—
Section/Page
9.3.4.2/9-34
9.3.4.1/9-33
9.3.4.2/9-34
9.3.4.2/9-34
9.3.5.1/9-35
9.3.5.1/9-35
9.3.5.1/9-35
9.3.5.1/9-35
9.3.5.2/9-35
9.3.5.3/9-36
9.3.6.1/9-37
9.3.6.1/9-37
9.3.6.1/9-37
9.3.6.1/9-37
9.3.6.1/9-37
9.3.6.1/9-37
9.3.6.1/9-37
9.3.6.1/9-37
9.3.6.2/9-37
9.3.6.3/9-38
9.3.2.1/9-24
9.3.2.2/9-24
9.3.2.3/9-25
9.3.2.4/9-25
9.3.2.5/9-26
9.3.2.2/9-24
9.3.2.3/9-25
—
—
—
—
—
9-11