MPC8544VTALF Freescale Semiconductor, MPC8544VTALF Datasheet - Page 1295

• Manufacturer Part Number: MPC8544VTALF
• Description: MPU POWERQUICC III 783-PBGA
• Manufacturer: Freescale Semiconductor

Specifications of MPC8544VTALF

• Processor Type: MPC85xx PowerQUICC III 32-Bit
• Speed: 667MHz
• Voltage: 1V
• Mounting Type: Surface Mount
• Package / Case: 783-FCPBGA
• Processor Series: MPC85xx
• Core: e500
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 667 MHz
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Data Ram Size: 32 KB
• I/o Voltage: 1.8 V, 3.3 V
• Interface Type: I2C, HSSI, DUART
• Minimum Operating Temperature: 0 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Freescale Semiconductor
0x3_C3C0–
0x3_C340–
0x3_C380–
0x3_C400–
0x3_C800–
0x3_C3BF
0x3_C3FF
0x3_C4FF
0x3_C8FF
0x3_C37F
0x3_E000
0x3_E008
0x3_E010
0x3_E018
0x3_E028
0x3_E030
0x3_E038
0x3_E048
0x3_E050
0x3_E100
0x3_E108
0x3_E110
0x3_E118
0x3_E120
0x3_E128
0x3_E130
Offset
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
PKEU parameter memory B1
PKEU parameter memory B2
PKEU parameter memory B3
PKEU parameter memory E
PKEU parameter memory N
KEUMR—KEU mode register
KEUKSR—KEU key size register
KEUDSR—KEU data size register
KEURCR—KEU reset control register
KEUSR—KEU status register
KEUISR—KEU interrupt status register
KEUICR—KEU interrupt control register
KEUDOR—KEU data out register (F9 MAC)
KEUEUG—KEU EU go register
KEUIV1—KEU initialization vector 1 register
KEUICV—KEU ICV_In register
KEUIV2—KEU initialization vector 2 register (Fresh)
KEUC1—KEU context_1 register
KEUC2—KEU context_2 register
KEUC3—KEU context_3 register
KEUC4—KEU context_4 register
Table B-1. Memory Map (continued)
Register
Kasumi Execution Unit (KEU)
Complete List of Configuration, Control, and Status Registers
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
W
W
R
R
0x0000_0000_
0x0000_0000_
0x0000_0000_
0x0000_0000_
0x0000_0000_
0x0000_0000_
0x0000_0000_
0x0000_0000_
0x0000_0000_
0x0000_0000_
0x0000_0000_
0x0000_0000_
0x0000_0000_
0x0000_0000_
0x0000_0000_
0x0000_0000_
0x0000_0000_
0x0000_0000_
0x0000_0000_
0x0000_0000_
0x0000_0000_
0000_0000
0000_0000
0000_0000
0000_0000
0000_0000
0000_0000
0000_0000
0000_0000
0000_0000
0000_0000
0000_0000
0000_1000
0000_0000
0000_0000
0000_0000
0000_0000
0000_0000
0000_0000
0000_0000
0000_0000
0000_0000
Reset
12.4.1.10/12-32
12.4.1.10/12-32
12.4.1.10/12-32
12.4.1.10/12-32
12.4.1.10/12-32
12.4.7.10/12-88
12.4.7.11/12-88
12.4.7.12/12-89
12.4.7.13/12-89
12.4.7.14/12-89
12.4.7.15/12-90
12.4.7.13/12-89
12.4.7.1/12-80
12.4.7.2/12-81
12.4.7.3/12-81
12.4.7.4/12-82
12.4.7.5/12-83
12.4.7.6/12-84
12.4.7.7/12-85
12.4.7.8/12-87
12.4.7.9/12-87
Section/Page
B-29