MPC8544VTALF Freescale Semiconductor, MPC8544VTALF Datasheet - Page 1249

MPU POWERQUICC III 783-PBGA

MPC8544VTALF

Manufacturer Part Number
MPC8544VTALF
Description
MPU POWERQUICC III 783-PBGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MPC8544VTALF

Processor Type
MPC85xx PowerQUICC III 32-Bit
Speed
667MHz
Voltage
1V
Mounting Type
Surface Mount
Package / Case
783-FCPBGA
Processor Series
MPC85xx
Core
e500
Data Bus Width
32 bit
Maximum Clock Frequency
667 MHz
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
Data Ram Size
32 KB
I/o Voltage
1.8 V, 3.3 V
Interface Type
I2C, HSSI, DUART
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8544VTALF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8544VTALFA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
21.3.2.2
The trace buffer address register (TBAR) shown in
TBCR0[AMD] is zero). This address may be further qualified by the mask bits defined in
“Trace Buffer Address Mask Register (TBAMR).”
Table 21-16
21.3.2.3
The trace buffer address mask register (TBAMR) shown in
which allows excluding address bits from the comparison.
Table 21-17
Freescale Semiconductor
Offset 0x04C
Reset
Offset 0x054
Reset
16–26
27–31
0–31
Bits
Bits
W
W
R
R
0
0
Name
TBAM Trace buffer address mask.A value of zero masks the address comparison for the corresponding address bit.
Name
TID
describes the TBAR field.
describes the TBAMR field.
Trace Buffer Address Register (TBAR)
Trace Buffer Address Mask Register (TBAMR)
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
0–31
Bits
These bits only mask the address bits generated by the hardware, but do not affect the bits specified in TBAR.
A bit that is masked from the comparison should be set to 0 in TBAR.
Reserved
Target ID. Specifies the target ID associated with TBCR0[TIDEN]. The target ID is defined in
Name
TBA
Figure 21-11. Trace Buffer Address Mask Register (TBAMR)
Figure 21-10. Trace Buffer Address Register (TBAR)
Trace buffer address.
Table 21-17. TBAMR Field Descriptions
Table 21-15. TBCR1 Field Descriptions
Table 21-16. TBAR Field Descriptions
Figure 21-10
All zeros
All zeros
TBAM
TBA
Description
Description
Description
Figure 21-11
contains the address to match against (if
contains a mask for the TBAR,
Debug Features and Watchpoint Facility
Section 21.3.2.3,
Access: Read/Write
Access: Read/Write
Table
21-26.
21-19
31
31

Related parts for MPC8544VTALF