MPC8544VTALF Freescale Semiconductor, MPC8544VTALF Datasheet - Page 1269

• Manufacturer Part Number: MPC8544VTALF
• Description: MPU POWERQUICC III 783-PBGA
• Manufacturer: Freescale Semiconductor

Specifications of MPC8544VTALF

• Processor Type: MPC85xx PowerQUICC III 32-Bit
• Speed: 667MHz
• Voltage: 1V
• Mounting Type: Surface Mount
• Package / Case: 783-FCPBGA
• Processor Series: MPC85xx
• Core: e500
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 667 MHz
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Data Ram Size: 32 KB
• I/o Voltage: 1.8 V, 3.3 V
• Interface Type: I2C, HSSI, DUART
• Minimum Operating Temperature: 0 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Freescale Semiconductor
0x140–
0x150–
0xBFC
0xE4C
0x14C
0xBF4
0xBF8
0xE00
0xE04
0xE08
0xE20
0xE24
0xE28
0xE40
0xE44
0xE48
0xE50
0xE54
0xE58
0x00C
0x147
0x148
0x000
0x004
0x008
0x010
0x014
Offset
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Reserved
DDR_INIT_ADDRESS—DDR training initialization address
DDR_INIT_EXT_ADDRESS—DDR training initialization
extended address
Reserved
DDR_IP_REV1—DDR IP block revision 1
DDR_IP_REV2—DDR IP block revision 2
DATA_ERR_INJECT_HI—Memory data path error injection
mask high
DATA_ERR_INJECT_LO—Memory data path error injection
mask low
ECC_ERR_INJECT—Memory data path error injection mask
ECC
CAPTURE_DATA_HI—Memory data path read capture high
CAPTURE_DATA_LO—Memory data path read capture low
CAPTURE_ECC—Memory data path read capture ECC
ERR_DETECT—Memory error detect
ERR_DISABLE—Memory error disable
ERR_INT_EN—Memory error interrupt enable
CAPTURE_ATTRIBUTES—Memory error attributes capture
CAPTURE_ADDRESS—Memory error address capture
CAPTURE_EXT_ADDRESS—Memory error extended
address capture
ERR_SBE—Single-Bit ECC memory error management
I2CADR—I
I2CFDR—I
I2CCR—I
I2CSR—I
I2CDR—I
I2CDFSRR—I
2
2
2
C status register
C control register
C data register
2
2
C frequency divider register
C address register
2
C digital filter sampling rate register
Table B-1. Memory Map (continued)
Register
Block Base Address: 0x0_3000
I
2
C1 Registers
I
2
C
Complete List of Configuration, Control, and Status Registers
Access
Mixed
Mixed
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
w1c
—
—
R
R
0x nnnn _ nnnn
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
Reset
0x00
0x00
0x00
0x81
0x00
0x10
—
—
1
11.3.1.5/11-10
11.3.1.6/11-11
Section/Page
9.4.1.15/9-30
9.4.1.16/9-31
9.4.1.17/9-32
9.4.1.18/9-32
9.4.1.19/9-33
9.4.1.20/9-33
9.4.1.21/9-34
9.4.1.22/9-34
9.4.1.23/9-35
9.4.1.24/9-35
9.4.1.25/9-35
9.4.1.26/9-36
9.4.1.27/9-37
9.4.1.28/9-38
9.4.1.29/9-39
9.4.1.30/9-40
9.4.1.31/9-40
11.3.1.1/11-6
11.3.1.2/11-6
11.3.1.3/11-7
11.3.1.4/11-9
B-3