MCF5253CVM140 Freescale Semiconductor, MCF5253CVM140 Datasheet - Page 552

• Manufacturer Part Number: MCF5253CVM140
• Description: IC MPU 32BIT 140MHZ 225-MAPBGA
• Manufacturer: Freescale Semiconductor
• Series: MCF525xr

Specifications of MCF5253CVM140

• Core Processor: Coldfire V2
• Core Size: 32-Bit
• Speed: 140MHz
• Connectivity: CAN, EBI/EMI, I²C, QSPI, UART/USART, USB OTG
• Peripherals: DMA, WDT
• Program Memory Type: ROMless
• Ram Size: 128K x 8
• Voltage - Supply (vcc/vdd): 1.08 V ~ 1.32 V
• Data Converters: A/D 6x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 225-MAPBGA
• Family Name: MCF5xxx
• Device Core: ColdFire V2
• Device Core Size: 32b
• Frequency (max): 140MHz
• Instruction Set Architecture: RISC
• Supply Voltage 1 (typ): 1.2/3.3V
• Operating Supply Voltage (max): 1.32/3.6V
• Operating Supply Voltage (min): 1.08/3V
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 225
• Package Type: MA-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of I /o: -
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Compliant

Universal Serial Bus Interface
24.9.12.1.1 Asynchronous—Do-Start-Split
Do-Start-Split is the state which the software must initialize a full- or low-speed asynchronous queue head.
This state is entered from the Do-Complete-Split state only after a complete-split transaction receives a
valid response from the transaction translator that is not a Nyet handshake.
For queue heads in this state, the host controller executes a start-split transaction to the transaction
translator. If the bus transaction completes without an error and PID Code indicates an IN or OUT
transaction, then the host controller reloads the error counter (Cerr). If it is a successful bus transaction and
the PID Code indicates a SETUP, the host controller will not reload the error counter. If the transaction
translator responds with a Nak, the queue head is left in this state, and the host controller proceeds to the
next queue head in the asynchronous schedule.
If the host controller times out the transaction (no response, or bad response) the host controller decrements
Cerr and proceeds to the next queue head in the asynchronous schedule.
24.9.12.1.2 Asynchronous—Do-Complete-Split
This state is entered from the Do-Start-Split state only after a start-split transaction receives an Ack
handshake from the transaction translator.
For queue heads in this state, the host controller executes a complete-split transaction to the transaction
translator. If the transaction translator responds with a Nyet handshake, the queue head is left in this state,
the error counter is reset and the host controller proceeds to the next queue head in the asynchronous
schedule. When a Nyet handshake is received for a bus transaction where the queue head's PID Code
indicates an IN or OUT, the host controller reloads the error counter (Cerr). When a Nyet handshake is
received for a complete-split bus transaction where the queue head's PID Code indicates a SETUP, the host
controller must not adjust the value of Cerr.
Independent of PID Code, the following responses have the indicated effects:
24-90
•
•
•
Transaction Error (XactErr). Timeout/data CRC failure. The error counter (Cerr) is decremented
by one and the complete split transaction is immediately retried (if possible). If there is not enough
time in the micro-frame to execute the retry, the host controller ensures that the next time the host
controller begins executing from the Asynchronous schedule, it must begin executing from this
queue head. If another start-split (for some other endpoint) is sent to the transaction translator
before the complete-split is really completed, the transaction translator could dump the results
(which were never delivered to the host). This is why the core specification states the retries must
be immediate. When the host controller returns to the asynchronous schedule in the next
micro-frame, the first transaction from the schedule will be the retry for this endpoint. If Cerr went
to zero, the host controller halts the queue.
NAK. The target endpoint Nak'd the full- or low-speed transaction. The state of the transfer is not
advanced and the state is exited. If the PID Code is a SETUP, then the Nak response is a protocol
error. The XactErr status bit is set and the Cerr field is decremented.
STALL. The target endpoint responded with a STALL handshake. The host controller sets the halt
bit in the status byte, retires the qTD but does not attempt to advance the queue.
MCF5253 Reference Manual, Rev. 1
Freescale Semiconductor