MCF5253CVM140 Freescale Semiconductor, MCF5253CVM140 Datasheet - Page 386

IC MPU 32BIT 140MHZ 225-MAPBGA

MCF5253CVM140

Manufacturer Part Number
MCF5253CVM140
Description
IC MPU 32BIT 140MHZ 225-MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF525xr

Specifications of MCF5253CVM140

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
140MHz
Connectivity
CAN, EBI/EMI, I²C, QSPI, UART/USART, USB OTG
Peripherals
DMA, WDT
Program Memory Type
ROMless
Ram Size
128K x 8
Voltage - Supply (vcc/vdd)
1.08 V ~ 1.32 V
Data Converters
A/D 6x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
225-MAPBGA
Family Name
MCF5xxx
Device Core
ColdFire V2
Device Core Size
32b
Frequency (max)
140MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
1.2/3.3V
Operating Supply Voltage (max)
1.32/3.6V
Operating Supply Voltage (min)
1.08/3V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
225
Package Type
MA-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MCF5253CVM140
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5253CVM140J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Background Debug Mode (BDM) Interface
Command Sequence:
Operand Data:
The single operand is the longword address of the requested memory location.
Result Data:
The requested data is returned as either a word or longword. Byte data is returned in the least significant
byte of a word result, with the upper byte undefined. Word results return 16 bits of significant data;
longword results return 32 bits. A value of $0001 (with the status bit set) is returned if a bus error occurs.
20.3.4.1.4
The WRITE command writes the operand data to the memory location specified by the longword address.
The address space is defined by the contents of the low-order 5 bits {TT, TM} of the BDM Address
Attribute Register (BAAR). The hardware forces the low-order bits of the address to zeros for word and
longword accesses to ensure that operands are always accessed on natural boundaries: words on
0-modulo-2 addresses, longwords on 0-modulo-4 addresses.
20-16
Read (Long)
Read (B/W)
???
???
Write Memory Location (WRITE)
Figure 20-13. Read Memory Location Command Sequence
“Not Ready”
“Not Ready”
MS Addr
MS Addr
MCF5253 Reference Manual, Rev. 1
“Not Ready”
“Not Ready”
LS Addr
LS Addr
Read
Memory
Location
Read
Memory
Location
“Not Ready”
Cmd Complete
“Not Ready”
Next Cmd
MS Result
XXX
XXX
BERR
BERR
XXX
XXX
XXX
Freescale Semiconductor
“Not Ready”
“Not Ready”
Next CMD
Next CMD
Next CMD
LS Result

Related parts for MCF5253CVM140