MCF5253CVM140 Freescale Semiconductor, MCF5253CVM140 Datasheet - Page 208

IC MPU 32BIT 140MHZ 225-MAPBGA

MCF5253CVM140

Manufacturer Part Number
MCF5253CVM140
Description
IC MPU 32BIT 140MHZ 225-MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF525xr

Specifications of MCF5253CVM140

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
140MHz
Connectivity
CAN, EBI/EMI, I²C, QSPI, UART/USART, USB OTG
Peripherals
DMA, WDT
Program Memory Type
ROMless
Ram Size
128K x 8
Voltage - Supply (vcc/vdd)
1.08 V ~ 1.32 V
Data Converters
A/D 6x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
225-MAPBGA
Family Name
MCF5xxx
Device Core
ColdFire V2
Device Core Size
32b
Frequency (max)
140MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
1.2/3.3V
Operating Supply Voltage (max)
1.32/3.6V
Operating Supply Voltage (min)
1.08/3V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
225
Package Type
MA-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MCF5253CVM140
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5253CVM140J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
IDE and Flash Media Interface
13.3.1
13-10
Symbol
Timing
ATA
t5a
tR
t1
t2
tA
t9
enb1, bufenb2
Value
ATA4
25
70
50
35
10
DIOR, DIOW
Read data
Write data
0
IDE Timing Diagram
BUFENB1
BUFENB2
BCLK
Address
IORDY
Controlled by Setting
TA
WAITCOUNT2
WAITCOUNT2
WAITCOUNT2
CS2POST
CS2PRE
tbuf
(WAITCOUNT2 + 3.5)T > t5a +
cs2pre
MCF5253 Reference Manual, Rev. 1
Equation (Approximately)
Table 13-7. IDE Timing Values
(WAITCOUNT2 + 1.5)T >
(WAITCOUNT2+ 4)T > t2
t1
3T > tbuf + tdel - tR
CS2PRE > t1 - tbuf
Figure 13-7. IDE Timing
CS2POST > t9
tio + tbuf
tA + tio
t5a
tA
(waitCount2 + 3.5)T
tbuf is external buffer enable time.
cs2pre must be set high enough to provide
sufficient address-to-DIOR, DIOW setup time.
Typical cs2pre values will range from 3 to 5 SCLK
clocks.
t2 is the DIOR, DIOW low period. To meet 70 nS t2
period, waitCount2 must be set to 3.
tio = Input/output delay of device. Typ. 10 nS
tbuf = External buffer delay. Typ. 15 nS
To meet this timing, waitCount2 must be set to 4-5
To meet this timing, waitCount2 must be set 3-4.
tdel = time difference between path from IORDY
and from read data
Read data in device must be valid 3 clocks after
IORDY going high.
To meet this timing, typical value for cs2post is 10
nS.
tR
t2
t5
Comment
data in
time
Freescale Semiconductor
t9

Related parts for MCF5253CVM140