MCF5253CVM140 Freescale Semiconductor, MCF5253CVM140 Datasheet - Page 235

IC MPU 32BIT 140MHZ 225-MAPBGA

MCF5253CVM140

Manufacturer Part Number
MCF5253CVM140
Description
IC MPU 32BIT 140MHZ 225-MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF525xr

Specifications of MCF5253CVM140

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
140MHz
Connectivity
CAN, EBI/EMI, I²C, QSPI, UART/USART, USB OTG
Peripherals
DMA, WDT
Program Memory Type
ROMless
Ram Size
128K x 8
Voltage - Supply (vcc/vdd)
1.08 V ~ 1.32 V
Data Converters
A/D 6x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
225-MAPBGA
Family Name
MCF5xxx
Device Core
ColdFire V2
Device Core Size
32b
Frequency (max)
140MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
1.2/3.3V
Operating Supply Voltage (max)
1.32/3.6V
Operating Supply Voltage (min)
1.08/3V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
225
Package Type
MA-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MCF5253CVM140
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5253CVM140J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
14.4.4
The byte count register (BCR) is a 24-bit register containing the number of bytes remaining to be
transferred for a given block. The offset within the memory map is based on the value of the BCR24BIT
bit in the MPARK register of the SIM module. See
The BCR decrements on the successful completion of the address phase of a write transfer in dual-address
mode. The amount the BCR decrements is 1, 2, 4, or 16 for byte, word, longword, or line accesses,
respectively.
Freescale Semiconductor
Address MBAR + $30C
Reset
Reset
W
W
R
R
MBAR + $34C
MBAR + $38C
MBAR + $3CC
BCR15 BCR14 BCR13 BCR12 BCR11 BCR10
Byte Count Register
31
15
0
The MCF5253 on-chip DMAs must be careful when transferring data to
cacheable memory since the on-chip DMAs do not maintain cache
coherency with the MCF5253 instruction cache.
If the BCR24BIT = 1, the upper 8 bits are loaded with zeros.
30
14
0
29
13
0
Figure 14-6. Byte Count Register (BCR)—BCR24BIT = 1
28
12
0
27
11
0
MCF5253 Reference Manual, Rev. 1
26
10
0
BCR9
25
0
9
NOTE
NOTE
Table 14-6
BCR8
24
0
8
BCR23 BCR22 BCR21 BCR20 BCR19 BCR18 BCR17 BCR16
BCR7
23
0
0
7
for the bit locations.
BCR6
22
0
0
6
BCR5
21
0
0
5
BCR4
20
0
4
0
BCR3
19
0
0
3
Access: User read/write
BCR2
18
0
0
2
DMA Controller
BCR1
17
0
0
1
BCR0
16
14-7
0
0
0

Related parts for MCF5253CVM140