MCF5253CVM140 Freescale Semiconductor, MCF5253CVM140 Datasheet - Page 420

IC MPU 32BIT 140MHZ 225-MAPBGA

MCF5253CVM140

Manufacturer Part Number
MCF5253CVM140
Description
IC MPU 32BIT 140MHZ 225-MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF525xr

Specifications of MCF5253CVM140

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
140MHz
Connectivity
CAN, EBI/EMI, I²C, QSPI, UART/USART, USB OTG
Peripherals
DMA, WDT
Program Memory Type
ROMless
Ram Size
128K x 8
Voltage - Supply (vcc/vdd)
1.08 V ~ 1.32 V
Data Converters
A/D 6x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
225-MAPBGA
Family Name
MCF5xxx
Device Core
ColdFire V2
Device Core Size
32b
Frequency (max)
140MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
1.2/3.3V
Operating Supply Voltage (max)
1.32/3.6V
Operating Supply Voltage (min)
1.08/3V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
225
Package Type
MA-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MCF5253CVM140
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5253CVM140J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
IEEE 1149.1 Test Access Port (JTAG)
A second method of using the MCF5253 without the IEEE 1149.1A logic being active is to select Debug
mode by setting TEST[2:0]= 001. The IEEE 1149.1A test controller is now placed in the test-logic-reset
state by the internal assertion of the TRST signal to the controller and the TAP pins function as debug mode
pins. While in JTAG mode, input pins TDI/DSI, TMS/BKPT, and TRST/DSCLK have internal pullups
enabled.
mode.
21.8
The IEEE 1149 Standard JTAG specification is a copyrighted document and must be obtained directly
from the IEEE:
IEEE Standards Department
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
USA
http://standards.ieee.org
21-10
Figure 21-5
Obtaining the IEEE 1149.1A Standard
shows pin values recommended for disabling JTAG with the MCF5253 in debug
DEBUG INTERFACE
Figure 21-5. Disabling JTAG in Debug Mode
Figure 21-4. Disabling JTAG in JTAG Mode
NOTE: TEST[2:0] SET TO ‘000’ ALLOWS JTAG MODE.
NOTE: TEST[2:0] SET TO’ 001’ PROHIBITS JTAG.
MCF5253 Reference Manual, Rev. 1
V
DD
TMS/BKPT
TDI/DSI
TRST/DSCLK
TCK
TDI /DSI
TMS/BKPT
TRST/DSCLK
TCK
Freescale Semiconductor

Related parts for MCF5253CVM140