MCF5253CVM140 Freescale Semiconductor, MCF5253CVM140 Datasheet - Page 501

IC MPU 32BIT 140MHZ 225-MAPBGA

MCF5253CVM140

Manufacturer Part Number
MCF5253CVM140
Description
IC MPU 32BIT 140MHZ 225-MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF525xr

Specifications of MCF5253CVM140

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
140MHz
Connectivity
CAN, EBI/EMI, I²C, QSPI, UART/USART, USB OTG
Peripherals
DMA, WDT
Program Memory Type
ROMless
Ram Size
128K x 8
Voltage - Supply (vcc/vdd)
1.08 V ~ 1.32 V
Data Converters
A/D 6x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
225-MAPBGA
Family Name
MCF5xxx
Device Core
ColdFire V2
Device Core Size
32b
Frequency (max)
140MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
1.2/3.3V
Operating Supply Voltage (max)
1.32/3.6V
Operating Supply Voltage (min)
1.08/3V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
225
Package Type
MA-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MCF5253CVM140
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5253CVM140J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
24.6.3.17 Endpoint Initialization Register (ENDPTPRIME)—Non-EHCI
This register is not defined in the EHCI specification. This register is used to initialize endpoints. It is used
by the USB OTG module only in device mode.
Freescale Semiconductor
Address MBAR2 + 0x7B0
Address MBAR2 0x7AC
ENDPTSETUPSTAT
Reset
Reset
Reset
Reset
W
W
W
W
R
R
R
R
Field
31–4
3–0
31
15
31
15
0
0
0
0
Table 24-30. Endpoint Setup Status (ENDPTSETUPSTAT) Register Field Descriptions
30
14
30
14
0
0
0
0
Reserved.
Setup Endpoint Status. For every setup transaction that is received, a corresponding bit in this register
is set. The software must clear or acknowledge the setup transfer by writing a one to a respective bit after
it has read the setup data from Queue head. The response to a setup packet as in the order of operations
and total response time is crucial to limit bus time outs while the setup lockout mechanism is engaged.
This register is used only in device mode.
Figure 24-28. Endpoint Setup Status (ENDPTSETUPSTAT) Register
29
13
29
13
0
0
0
0
Figure 24-29. Endpoint Initialization (ENDPTPRIME) Register
28
12
28
12
0
0
0
0
27
11
27
11
0
0
0
0
MCF5253 Reference Manual, Rev. 1
26
10
26
10
0
0
0
0
25
25
0
0
0
0
9
9
24
24
0
0
0
0
8
8
Description
23
23
0
0
7
0
0
7
22
22
0
0
6
0
0
6
21
21
0
0
5
0
5
0
20
20
0
0
4
0
0
4
Universal Serial Bus Interface
19
0
0
19
3
0
0
3
ENDPTSETUPSTAT
Access: User read/write
Access: User read/write
18
0
0
18
2
0
2
0
PERB
PETB
17
0
0
1
17
0
0
1
24-39
16
0
0
0
16
0
0
0

Related parts for MCF5253CVM140