MCF5253CVM140 Freescale Semiconductor, MCF5253CVM140 Datasheet - Page 210

IC MPU 32BIT 140MHZ 225-MAPBGA

MCF5253CVM140

Manufacturer Part Number
MCF5253CVM140
Description
IC MPU 32BIT 140MHZ 225-MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF525xr

Specifications of MCF5253CVM140

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
140MHz
Connectivity
CAN, EBI/EMI, I²C, QSPI, UART/USART, USB OTG
Peripherals
DMA, WDT
Program Memory Type
ROMless
Ram Size
128K x 8
Voltage - Supply (vcc/vdd)
1.08 V ~ 1.32 V
Data Converters
A/D 6x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
225-MAPBGA
Family Name
MCF5xxx
Device Core
ColdFire V2
Device Core Size
32b
Frequency (max)
140MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
1.2/3.3V
Operating Supply Voltage (max)
1.32/3.6V
Operating Supply Voltage (min)
1.08/3V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
225
Package Type
MA-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MCF5253CVM140
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5253CVM140J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
IDE and Flash Media Interface
13.5
The Flash Media interface contains eight 32-bit registers.
13.5.1
Clock generation and selection of the card type is accomplished by programming the
FLASHMEDIACONFIG
13-12
Address MBAR2 + 0x460
.
MBAR2+ 0x46C
MBAR2+ 0x47C
MBAR2+ 0x47C
MBAR2+ 0x460
MBAR2+ 0x464
MBAR2+ 0x468
MBAR2+ 0x470
MBAR2+ 0x474
MBAR2+ 0x478
Reset
Reset
2. SecureDigital mode. In this mode it is possible to connect one SD card. The SD card has a
Address
W
W
R
R
command line and 1 or 4 serial data lines. The interface shift register 1 will handle communication
on the serial data lines, the interface shift register 2 will handle communication on the command
line. From a software point of view, the two interfaces operate independently.
Flash Media Interface Memory Map and Register Definitions
31
15
Flash Media Clock Generation and Configuration
30
14
Figure 13-9. Flash Media Configuration Register (FLASHMEDIACONFIG)
29
13
Access
CLOCKCOUNT1
RW
RW
RW
RW
RW
RW
RW
W
R
register as shown in
28
12
27
11
Size
Bits
32
32
32
32
32
32
32
32
32
26
10
Table 13-8. Flash Media Registers
MCF5253 Reference Manual, Rev. 1
25
9
FLASHMEDIAINTCLEAR
FLASHMEDIACONFIG
FLASHMEDIAINTSTAT
FLASHMEDIASTATUS
FLASHMEDIADATA1
FLASHMEDIADATA2
FLASHMEDIAINTEN
Figure
FLASHMEDIACMD1
FLASHMEDIACMD2
24
8
Name
23
7
13-9.
22
6
CARDTYPE RECEIVEEDGE
21
0
5
20
0
4
Clock and general configuration
Command register for interface 1
Command register for interface 2
Data register for interface 1
Data register for interface 2
Status register
Interrupt enable register
Interrupt status register
Interrupt clear register
CLOCKCOUNT0
19
0
3
Description
Freescale Semiconductor
Access: User read/write
18
0
2
STOPCLOCK
17
1
16
0

Related parts for MCF5253CVM140