MCF5253CVM140 Freescale Semiconductor, MCF5253CVM140 Datasheet - Page 391

IC MPU 32BIT 140MHZ 225-MAPBGA

MCF5253CVM140

Manufacturer Part Number
MCF5253CVM140
Description
IC MPU 32BIT 140MHZ 225-MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF525xr

Specifications of MCF5253CVM140

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
140MHz
Connectivity
CAN, EBI/EMI, I²C, QSPI, UART/USART, USB OTG
Peripherals
DMA, WDT
Program Memory Type
ROMless
Ram Size
128K x 8
Voltage - Supply (vcc/vdd)
1.08 V ~ 1.32 V
Data Converters
A/D 6x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
225-MAPBGA
Family Name
MCF5xxx
Device Core
ColdFire V2
Device Core Size
32b
Frequency (max)
140MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
1.2/3.3V
Operating Supply Voltage (max)
1.32/3.6V
Operating Supply Voltage (min)
1.08/3V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
225
Package Type
MA-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MCF5253CVM140
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5253CVM140J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Operand Data:
A single operand is data to be written to the memory location. Byte data is transmitted as a 16-bit word,
justified in the least significant byte; 16- and 32-bit operands are transmitted as 16 and 32 bits, respectively.
Result Data:
Command complete status is indicated by returning the data $FFFF (with the status bit cleared) when the
register write is complete. A value of $0001 (with the status bit set) is returned if a bus error occurs.
20.3.4.1.7
The GO command flushes and refills the pipeline before resuming normal instruction execution.
Prefetching begins at the current PC and current privilege level. If any register (For example, the PC or
SR) was altered by a BDM command while halted, the updated value is used as the prefetching resumes.
Command Formats:
Command Sequence:
Operand Data:
None
Result Data:
The “command complete” response ($0FFFF) is returned during the next shift operation.
20.3.4.1.8
NOP performs no operation and may be used as a null command where required.
Command Formats:
Command Sequence:
Freescale Semiconductor
Resume Execution (GO)
No Operation (NOP)
15
15
14
14
$0
$0
13
13
Figure 20-19. No Operation Command Sequence
12
12
SYNC_PC
SYNC_PC
Figure 20-18. Resume Execution
11
11
MCF5253 Reference Manual, Rev. 1
NOP
???
???
GO
Table 20-13. NOP Command
Table 20-12. GO Command
10
10
$C
$0
9
9
8
8
“CMD COMPLETE”
“CMD COMPLETE”
7
7
NEXT CMD
NEXT CMD
6
6
$0
$0
5
5
4
4
3
3
Background Debug Mode (BDM) Interface
2
2
$0
$0
1
1
0
0
20-21

Related parts for MCF5253CVM140