R5S72011 RENESAS [Renesas Technology Corp], R5S72011 Datasheet - Page 683

no-image

R5S72011

Manufacturer Part Number
R5S72011
Description
32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet
15.3.17 RTC Control Register 2 (RCR2)
RCR2 is a register for periodic interrupt control, 30-second adjustment ADJ, divider circuit
RESET, and RTC count control.
RCR2 is initialized to H'09 by a power-on reset or in deep standby mode. Bits other than the
RTCEN and START bits are initialized by a manual reset. It is not initialized in software standby
mode, and retains its contents.
Bit
7
6 to 4
Bit Name
PEF
PES[2:0]
Initial value:
Initial
Value
0
000
R/W:
Bit:
R/W
PEF
7
0
R/W
R/W
R/W
R/W
6
0
Description
Periodic Interrupt Flag
Indicates interrupt generation with the period
designated by the PES2 to PES0 bits. When set to 1,
PEF generates periodic interrupts.
0: Interrupts not generated with the period designated
[Clearing condition]
1: Interrupts generated with the period designated by
[Setting condition]
Interrupt Enable Flags
These bits specify the periodic interrupt.
000: No periodic interrupts generated
001: Periodic interrupt generated every 1/256 second
010: Periodic interrupt generated every 1/64 second
011: Periodic interrupt generated every 1/16 second
100: Periodic interrupt generated every 1/4 second
101: Periodic interrupt generated every 1/2 second
110: Periodic interrupt generated every 1 second
111: Periodic interrupt generated every 2 seconds
PES[2:0]
R/W
by the bits PES2 to PES0.
the PES2 to PES0 bits.
5
0
When 0 is written to PEF
When an interrupt is generated with the period
designated by the bits PES0 to PES2 or when 1 is
written to the PEF flag
R/W
4
0
RTCEN ADJ
R/W
3
1
Rev. 2.00 Sep. 07, 2007 Page 655 of 1164
R/W
2
0
RESET START
R/W
1
0
Section 15 Realtime Clock (RTC)
R/W
0
1
REJ09B0321-0200

Related parts for R5S72011