R5S72011 RENESAS [Renesas Technology Corp], R5S72011 Datasheet - Page 530

• Manufacturer Part Number: R5S72011
• Description: 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series
• Manufacturer: RENESAS [Renesas Technology Corp]

Section 12 Multi-Function Timer Pulse Unit 2 (MTU2)
(i)
In complementary PWM mode, the initial output is determined by the setting of bits OLSN and
OLSP in timer output control register 1 (TOCR1) or bits OLS1N to OLS3N and OLS1P to OLS3P
in timer output control register 2 (TOCR2).
This initial output is the PWM pulse non-active level, and is output from when complementary
PWM mode is set with the timer mode register (TMDR) until TCNT_4 exceeds the value set in
the dead time register (TDDR). Figure 12.44 shows an example of the initial output in
complementary PWM mode.
An example of the waveform when the initial PWM duty value is smaller than the TDDR value is
shown in figure 12.45.
Rev. 2.00 Sep. 07, 2007 Page 502 of 1164
REJ09B0321-0200
Positive phase
output
Negative phase
output
Timer output control register settings
OLSN bit: 0 (initial output: high; active level: low)
OLSP bit: 0 (initial output: high; active level: low)
Initial Output in Complementary PWM Mode
Figure 12.44 Example of Initial Output in Complementary PWM Mode (1)
Complementary
PWM mode
(TMDR setting)
Initial output
TGRA_4
TCNT_3 and TCNT_4 values
TDDR
TCNT_3 and TCNT_4 count start
(TSTR setting)
Active level
Dead time
TCNT_3
TCNT_4
Active level
Time