R5S72011 RENESAS [Renesas Technology Corp], R5S72011 Datasheet - Page 445

no-image

R5S72011

Manufacturer Part Number
R5S72011
Description
32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet
Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.
Bit
0
2. When writing to the timer status register (TSR), write 0 to the bit to be cleared after
Bit Name
TGFA
reading 1. Write 1 to other bits. But 1 is not actually written and the previous value is
held.
Initial
Value
0
R/W
R/(W)*
1
Description
Input Capture/Output Compare Flag A
Status flag that indicates the occurrence of TGRA input
capture or compare match. Only 0 can be written, for
flag clearing.
[Setting conditions]
[Clearing conditions]
When TCNT = TGRA and TGRA is functioning as
output compare register
When TCNT value is transferred to TGRA by input
capture signal and TGRA is functioning as input
capture register
When DMAC is activated by TGIA interrupt
When 0 is written to TGFA after reading
TGFA = 1*
Section 12 Multi-Function Timer Pulse Unit 2 (MTU2)
2
Rev. 2.00 Sep. 07, 2007 Page 417 of 1164
REJ09B0321-0200

Related parts for R5S72011