MCIMX286CVM4B Freescale Semiconductor, MCIMX286CVM4B Datasheet - Page 41

• Manufacturer Part Number: MCIMX286CVM4B
• Description: IC MPU I.MX286 289MAPBGA
• Manufacturer: Freescale Semiconductor
• Series: i.MX28r

Specifications of MCIMX286CVM4B

• Core Processor: ARM9
• Core Size: 32-Bit
• Speed: 454MHz
• Connectivity: CAN, EBI/EMI, Ethernet, I²C, MMC, SmartCard, SPI, SSI, UART/USART, USB OTG
• Peripherals: DMA, I²S, LCD, POR, PWM, WDT
• Program Memory Size: 128KB (32K x 32)
• Program Memory Type: Mask ROM
• Ram Size: 32K x 32
• Voltage - Supply (vcc/vdd): 1.25 V ~ 5.25 V
• Data Converters: A/D 17x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 289-LFBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of I /o: -
• Eeprom Size: -
• Lead Free Status / Rohs Status: Compliant

Section Number
Freescale Semiconductor, Inc.
16.3
16.4
16.5
16.6
Memory to Memory (Loopback) Operation...............................................................................................................1268
Programming the BCH/GPMI Interfaces...................................................................................................................1269
Behavior During Reset................................................................................................................................................1287
Programmable Registers.............................................................................................................................................1287
16.4.1
16.4.2
16.4.3
16.6.1
16.6.2
16.6.3
16.6.4
16.6.5
16.6.6
16.6.7
16.6.8
16.6.9
16.6.10
16.6.11
16.6.12
16.6.13
16.6.14
16.6.15
16.6.16
16.6.17
BCH Encoding for NAND Writes...........................................................................................................1269
BCH Decoding for NAND Reads............................................................................................................1277
Interrupts..................................................................................................................................................1286
Hardware BCH ECC Accelerator Control Register (HW_BCHCTRL)..................................................1288
Hardware ECC Accelerator Status Register 0 (HW_BCHSTATUS0)....................................................1290
Hardware ECC Accelerator Mode Register (HW_BCHMODE)............................................................1292
Hardware BCH ECC Loopback Encode Buffer Register (HW_BCHENCODEPTR)............................1293
Hardware BCH ECC Loopback Data Buffer Register (HW_BCHDATAPTR)......................................1293
Hardware BCH ECC Loopback Metadata Buffer Register (HW_BCHMETAPTR)..............................1294
Hardware ECC Accelerator Layout Select Register (HW_BCHLAYOUTSELECT).............................1294
Hardware BCH ECC Flash 0 Layout 0 Register (HW_BCHFLASH0LAYOUT0)................................1296
Hardware BCH ECC Flash 0 Layout 1 Register (HW_BCHFLASH0LAYOUT1)................................1297
Hardware BCH ECC Flash 1 Layout 0 Register (HW_BCHFLASH1LAYOUT0)................................1298
Hardware BCH ECC Flash 1 Layout 1 Register (HW_BCHFLASH1LAYOUT1)................................1299
Hardware BCH ECC Flash 2 Layout 0 Register (HW_BCHFLASH2LAYOUT0)................................1300
Hardware BCH ECC Flash 2 Layout 1 Register (HW_BCHFLASH2LAYOUT1)................................1302
Hardware BCH ECC Flash 3 Layout 0 Register (HW_BCHFLASH3LAYOUT0)................................1303
Hardware BCH ECC Flash 3 Layout 1 Register (HW_BCHFLASH3LAYOUT1)................................1304
Hardware BCH ECC Debug Register0 (HW_BCHDEBUG0)...............................................................1305
KES Debug Read Register (HW_BCHDBGKESREAD).......................................................................1307
16.4.1.1
16.4.1.2
16.4.2.1
16.4.2.2
i.MX28 Applications Processor Reference Manual, Rev. 1, 2010
DMA Structure Code Example.............................................................................................1272
Using the BCH Encoder........................................................................................................1276
DMA Structure Code Example.............................................................................................1280
Using the Decoder.................................................................................................................1284
Title
Page
41