MCIMX286CVM4B Freescale Semiconductor, MCIMX286CVM4B Datasheet - Page 15

• Manufacturer Part Number: MCIMX286CVM4B
• Description: IC MPU I.MX286 289MAPBGA
• Manufacturer: Freescale Semiconductor
• Series: i.MX28r

Specifications of MCIMX286CVM4B

• Core Processor: ARM9
• Core Size: 32-Bit
• Speed: 454MHz
• Connectivity: CAN, EBI/EMI, Ethernet, I²C, MMC, SmartCard, SPI, SSI, UART/USART, USB OTG
• Peripherals: DMA, I²S, LCD, POR, PWM, WDT
• Program Memory Size: 128KB (32K x 32)
• Program Memory Type: Mask ROM
• Ram Size: 32K x 32
• Voltage - Supply (vcc/vdd): 1.25 V ~ 5.25 V
• Data Converters: A/D 17x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 289-LFBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of I /o: -
• Eeprom Size: -
• Lead Free Status / Rohs Status: Compliant

Section Number
Freescale Semiconductor, Inc.
7.4
7.5
Behavior During Reset..................................................................................................................................................505
Programmable Registers...............................................................................................................................................505
7.5.1
7.5.2
7.5.3
7.5.4
7.5.5
7.5.6
7.5.7
7.5.8
7.5.9
7.5.10
7.5.11
7.5.12
7.5.13
7.5.14
7.5.15
7.5.16
7.5.17
7.5.18
7.5.19
7.5.20
7.5.21
7.5.22
7.5.23
7.5.24
7.5.25
7.5.26
AHB to APBX Bridge Control Register 0 (HW_APBXCTRL0)..............................................................511
AHB to APBX Bridge Control Register 1 (HW_APBXCTRL1)..............................................................511
AHB to APBX Bridge Control and Status Register 2 (HW_APBXCTRL2)............................................515
AHB to APBX Bridge Channel Register (HW_APBXCHANNEL_CTRL)............................................519
AHB to APBX DMA Device Assignment Register (HW_APBXDEVSEL)............................................521
APBX DMA Channel 0 Current Command Address Register (HW_APBXCH0_CURCMDAR)..........522
APBX DMA Channel 0 Next Command Address Register (HW_APBXCH0_NXTCMDAR)...............523
APBX DMA Channel 0 Command Register (HW_APBXCH0_CMD)...................................................523
APBX DMA Channel 0 Buffer Address Register (HW_APBXCH0_BAR).............................................525
APBX DMA Channel 0 Semaphore Register (HW_APBXCH0_SEMA)................................................526
AHB to APBX DMA Channel 0 Debug Information (HW_APBXCH0_DEBUG1)...............................527
AHB to APBX DMA Channel 0 Debug Information (HW_APBXCH0_DEBUG2)...............................529
APBX DMA Channel 1 Current Command Address Register (HW_APBXCH1_CURCMDAR)..........530
APBX DMA Channel 1 Next Command Address Register (HW_APBXCH1_NXTCMDAR)...............531
APBX DMA Channel 1 Command Register (HW_APBXCH1_CMD)...................................................531
APBX DMA Channel 1 Buffer Address Register (HW_APBXCH1_BAR).............................................533
APBX DMA Channel 1 Semaphore Register (HW_APBXCH1_SEMA)................................................534
AHB to APBX DMA Channel 1 Debug Information (HW_APBXCH1_DEBUG1)...............................535
AHB to APBX DMA Channel 1 Debug Information (HW_APBXCH1_DEBUG2)...............................537
APBX DMA Channel 2 Current Command Address Register (HW_APBXCH2_CURCMDAR)..........537
APBX DMA Channel 2 Next Command Address Register (HW_APBXCH2_NXTCMDAR)...............538
APBX DMA Channel 2 Command Register (HW_APBXCH2_CMD)...................................................538
APBX DMA Channel 2 Buffer Address Register (HW_APBXCH2_BAR).............................................540
APBX DMA Channel 2 Semaphore Register (HW_APBXCH2_SEMA)................................................541
AHB to APBX DMA Channel 2 Debug Information (HW_APBXCH2_DEBUG1)...............................541
AHB to APBX DMA Channel 2 Debug Information (HW_APBXCH2_DEBUG2)...............................544
i.MX28 Applications Processor Reference Manual, Rev. 1, 2010
Title
Page
15