MPC8308VMAGD Freescale Semiconductor, MPC8308VMAGD Datasheet - Page 963

MPU POWERQUICC II PRO 473MAPBGA

MPC8308VMAGD

Manufacturer Part Number
MPC8308VMAGD
Description
MPU POWERQUICC II PRO 473MAPBGA
Manufacturer
Freescale Semiconductor

Specifications of MPC8308VMAGD

Processor Type
MPC83xx PowerQUICC II Pro 32-Bit
Speed
400MHz
Voltage
1V
Mounting Type
Surface Mount
Package / Case
473-MAPBGA
Product
Network Processor
Data Rate
256 bps
Frequency
400 MHz
Supply Voltage (max)
3.6 V
Supply Voltage (min)
3 V
Supply Current (max)
5 uA
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
0 C
Interface
I2C, JTAG, SPI
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCAL
Quantity:
300
Part Number:
MPC8308VMAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCALE
Quantity:
6
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MPC8308VMAGD
Quantity:
2 000
Part Number:
MPC8308VMAGD400/266
Manufacturer:
FREESCAL
Quantity:
300
Part Number:
MPC8308VMAGDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8308VMAGDA
Quantity:
4 200
16.5.3.6.3
Figure 16-53
Table 16-57
16.5.3.6.4
Figure 16-54
Table 16-58
Freescale Semiconductor
Offset eTSEC1:0x2_468C; eTSEC2:0x2_568C
10–31 TR255 Transmit and receive 128- to 255-byte frame counter—Increments for each good or bad frame transmitted and
Reset
Bits
10–31
0–9
Bits
0–9
Offset eTSEC1:0x2_4688; eTSEC2:0x2_5688
Reset
W
R
W
R
0
Name
TR511 Increments for each good or bad frame transmitted and received which is 256–511 bytes in length, inclusive
Name
0
describes the fields of the TR255 register.
describes the fields of the TR511 register.
Figure 16-53. Transmit and Received 128- to 255-Byte Frame Register Definition
Figure 16-54. Transmit and Received 256- to 511-Byte Frame Register Definition
describes the definition for the TR255 register.
describes the definition for the TR511 register.
Reserved
received which is 128–255 bytes in length, inclusive (excluding preamble and SFD but including FCS bytes).
Transmit and Receive 128- to 255-Byte Frame Counter (TR255)
Transmit and Receive 256- to 511-Byte Frame Counter (TR511)
Reserved
(excluding preamble and SFD but including FCS bytes).
MPC8308 PowerQUICC II Pro Processor Reference Manual, Rev. 0
Table 16-57. TR255 Field Descriptions
Table 16-58. TR511 Field Descriptions
9
9
10
10
All zeros
All zeros
Description
Description
TR511
Enhanced Three-Speed Ethernet Controllers
TR255
Access: Read/Write
Access: Read/Write
16-79
31
31

Related parts for MPC8308VMAGD