MPC8308VMAGD Freescale Semiconductor, MPC8308VMAGD Datasheet - Page 451
MPC8308VMAGD
Manufacturer Part Number
MPC8308VMAGD
Description
MPU POWERQUICC II PRO 473MAPBGA
Manufacturer
Freescale Semiconductor
Datasheets
1.MPC8308VMAGD.pdf
(90 pages)
2.MPC8308VMAGD.pdf
(2 pages)
3.MPC8308VMAGD.pdf
(1170 pages)
4.MPC8308VMAGD.pdf
(14 pages)
Specifications of MPC8308VMAGD
Processor Type
MPC83xx PowerQUICC II Pro 32-Bit
Speed
400MHz
Voltage
1V
Mounting Type
Surface Mount
Package / Case
473-MAPBGA
Product
Network Processor
Data Rate
256 bps
Frequency
400 MHz
Supply Voltage (max)
3.6 V
Supply Voltage (min)
3 V
Supply Current (max)
5 uA
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
0 C
Interface
I2C, JTAG, SPI
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCAL
Quantity:
300
Company:
Part Number:
MPC8308VMAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MPC8308VMAGD400/266
Manufacturer:
FREESCAL
Quantity:
300
Company:
Part Number:
MPC8308VMAGDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
- MPC8308VMAGD PDF datasheet
- MPC8308VMAGD PDF datasheet #2
- MPC8308VMAGD PDF datasheet #3
- MPC8308VMAGD PDF datasheet #4
- Current page: 451 of 1170
- Download datasheet (9Mb)
10.4.4.1.3
Software can start a request to the UPM by issuing a RUN command to the UPM. Some memory devices
have their own signal handshaking protocol to put them into special modes, such as self-refresh mode.
For these special cycles, the user creates a special RAM pattern that can be stored in any unused areas in
the UPM RAM. Then a RUN command is used to run the cycle. The UPM runs the pattern beginning at
the specified RAM location until it encounters a RAM word with its LAST bit set. The RUN command is
issued by setting MxMR[OP] = 11 and accessing UPMn memory region with any write transaction that
hits the corresponding UPM machine. MxMR[MAD] determines the starting address in the RAM array for
the pattern.
Note that transfer acknowledges (UTA bit in the RAM word) are ignored for software (RUN command)
requests, and hence the LD signals remain high-impedance unless a write occurs.
10.4.4.1.4
When the eLBC under UPM control initiates an access to a memory device and an exception occurs (bus
monitor time-out), the UPM provides a mechanism by which memory control signals can meet the device’s
timing requirements without losing data. The mechanism is the exception pattern that defines how the
UPM negates its signals in a controlled manner.
10.4.4.2
The UPM is a micro sequencer that requires microinstructions or RAM words to generate signal timings
for different memory cycles. Follow these steps to program the UPMs:
Patterns are written to the RAM array by setting MxMR[OP] = 01 and accessing the UPM with any write
transaction that hits the relevant chip select. The entire array is thus programmed by an alternating series
of writes: to MDR (RAM word to be written) each time followed by a read from MDR and then followed
by a (dummy) write transaction to the relevant UPM assigned bank. A read from MDR is required to
ensure that the MDR update has occurred prior to the (dummy) write transaction.
RAM array contents may also be read for debug purposes, for example, by alternating dummy read
transactions, each time followed by reads of MDR (when MxMR[OP] = 10).
Freescale Semiconductor
1. Set up BRn and ORn registers.
2. Write patterns into the RAM array.
3. Program MRTPR, LURT and MAMR[RFEN] if refresh is required.
4. Program MxMR.
Programming the UPMs
Software Requests—RUN Command
Exception Requests
MxMR / MDR registers should not be updated while dummy read/write
access is still in progress. If the MxMR[MAD] is incremented then the
previous dummy transaction is already completed.
In order to enforce proper ordering between updates to the MxMR/MDR
register and the dummy accesses to the UPM memory region, two rules
must be followed:
MPC8308 PowerQUICC II Pro Processor Reference Manual, Rev. 0
NOTE
Enhanced Local Bus Controller
10-71
Related parts for MPC8308VMAGD
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Development Boards & Kits - Other Processors MPC8308-NSG
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
MCU, MPU & DSP Development Tools For MPC8308 Ethernet USB I2C SPI
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
MCU, MPU & DSP Development Tools For MPC8308 Ethernet USB 32bit
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
Mpc8308 Powerquicc Ii Pro Processor Hardware Specification
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
BOARD REF DESIGN MPC8308
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
MPC8308 PowerQUICC II Pro Processor Hardware Specification
Manufacturer:
FREESCALE [Freescale Semiconductor, Inc]
Datasheet:
Part Number:
Description:
Microprocessors - MPU E300 ext tmp Qual266
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
Microprocessors - MPU E300 ext tmp Qual333
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
Microprocessors - MPU E300 EXT TEMP PB 400
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
Microprocessors - MPU E300 MP Pb 266
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
Microprocessors - MPU E300 MP Pb 400
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
Microprocessors - MPU E300 MP Pb 333
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet: