MPC8308VMAGD Freescale Semiconductor, MPC8308VMAGD Datasheet - Page 1013

MPU POWERQUICC II PRO 473MAPBGA

MPC8308VMAGD

Manufacturer Part Number
MPC8308VMAGD
Description
MPU POWERQUICC II PRO 473MAPBGA
Manufacturer
Freescale Semiconductor

Specifications of MPC8308VMAGD

Processor Type
MPC83xx PowerQUICC II Pro 32-Bit
Speed
400MHz
Voltage
1V
Mounting Type
Surface Mount
Package / Case
473-MAPBGA
Product
Network Processor
Data Rate
256 bps
Frequency
400 MHz
Supply Voltage (max)
3.6 V
Supply Voltage (min)
3 V
Supply Current (max)
5 uA
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
0 C
Interface
I2C, JTAG, SPI
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCAL
Quantity:
300
Part Number:
MPC8308VMAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCALE
Quantity:
6
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MPC8308VMAGD
Quantity:
2 000
Part Number:
MPC8308VMAGD400/266
Manufacturer:
FREESCAL
Quantity:
300
Part Number:
MPC8308VMAGDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8308VMAGDA
Quantity:
4 200
The definition of the 8-byte custom preamble sequence is shown in
The fields of the custom preamble sequence are described in
preamble octets matching the standard start of frame delimiter (0xD5) can be expected to trigger premature
frame reception by the receiving station.
16.6.2.5.2
To return the received preamble, the user must ensure that:
The definition of the 8-byte received preamble sequence is shown in
Freescale Semiconductor
Byte Offsets
Bytes
Byte Offsets
0–1
2–3
4–5
6–7
0–1
2–3
4–5
6–7
0–1
2–3
4–5
6–7
The first TxBD of every frame containing a custom preamble has its PRE bit set
An 8-byte custom preamble sequence appears before the Ethernet DA field in the first transmit data
buffer
MACCFG2[PreAm RxEN] bit is set
Space for an 8-byte preamble sequence is allowed before the Ethernet DA field in the first receive
data buffer of each frame
8–15
8–15
8–15
8–15
Bits
0–7
0–7
0–7
0–7
User-Visible Preamble Reception
0
0
PreOct0 Octet #0 of custom transmit preamble. This is the first octet of preamble sent.
PreOct1 Octet #1 of custom transmit preamble. This is the second octet of preamble sent.
PreOct2 Octet #2 of custom transmit preamble. This is the third octet of preamble sent.
PreOct3 Octet #3 of custom transmit preamble. This is the fourth octet of preamble sent.
PreOct4 Octet #4 of custom transmit preamble. This is the fifth octet of preamble sent.
PreOct5 Octet #5 of custom transmit preamble. This is the sixth octet of preamble sent.
PreOct6 Octet #6 of custom transmit preamble. This is the seventh octet of preamble sent. The last octet
Name
1
1
MPC8308 PowerQUICC II Pro Processor Reference Manual, Rev. 0
Figure 16-120. Definition of Received Preamble Sequence
(the start of frame delimiter) is generated by the MAC automatically.
Reserved; should be cleared.
Figure 16-119. Definition of Custom Preamble Sequence
2
2
Table 16-128. Custom Preamble Field Descriptions
PreOct0
PreOct2
PreOct4
PreOct6
PreOct0
PreOct2
PreOct4
PreOct6
3
3
4
4
5
5
6
6
7
7
Description
8
Table
8
9
16-128. It should be noted that use of
9
Figure
Figure
Enhanced Three-Speed Ethernet Controllers
10
10
16-119.
16-120.
11
PreOct1
PreOct3
PreOct5
11
PreOct1
PreOct3
PreOct5
12
12
13
13
14
14
16-129
15
15

Related parts for MPC8308VMAGD