MPC8308VMAGD Freescale Semiconductor, MPC8308VMAGD Datasheet - Page 837

MPU POWERQUICC II PRO 473MAPBGA

MPC8308VMAGD

Manufacturer Part Number
MPC8308VMAGD
Description
MPU POWERQUICC II PRO 473MAPBGA
Manufacturer
Freescale Semiconductor

Specifications of MPC8308VMAGD

Processor Type
MPC83xx PowerQUICC II Pro 32-Bit
Speed
400MHz
Voltage
1V
Mounting Type
Surface Mount
Package / Case
473-MAPBGA
Product
Network Processor
Data Rate
256 bps
Frequency
400 MHz
Supply Voltage (max)
3.6 V
Supply Voltage (min)
3 V
Supply Current (max)
5 uA
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
0 C
Interface
I2C, JTAG, SPI
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCAL
Quantity:
300
Part Number:
MPC8308VMAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCALE
Quantity:
6
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MPC8308VMAGD
Quantity:
2 000
Part Number:
MPC8308VMAGD400/266
Manufacturer:
FREESCAL
Quantity:
300
Part Number:
MPC8308VMAGDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8308VMAGDA
Quantity:
4 200
14.5.8.6
PEX_CSWDISR, shown in
related to WDMA operation.
Table 14-122
14.5.8.7
PEX_CSRDISR, shown in
to the RDMA operation.
Freescale Semiconductor
Offset 0xBF4
Offset 0xBF8
Reset
Reset
Reset
Reset
31–17
15–9
Bits
7–1
16
8
0
W
W
W
W
R
R
R
R
31
15
31
15
Name
WDS
WDC
WDA
Figure 14-124. CSB System Write DMA Interrupt Status Register (PEX_CSWDISR)
Figure 14-125. CSB System Read DMA Interrupt Status Register (PEX_CSRDISR)
CSB System Write DMA Interrupt Status Register (PEX_CSWDISR)
CSB System Read DMA Interrupt Status Register (PEX_CSRDISR)
defines the bit fields of PEX_CSWDISR.
Reserved
WDMA transfer aborted. Indicates that a write DMA transaction was aborted.
Reserved
WDMA descriptor transfer completed. Indicates that a write DMA transaction corresponding to a descriptor
successfully completed.
Reserved
WDMA chain descriptor transfer completed.Indicates that a write DMA transaction corresponding to the last
descriptor in a chain successfully completed.
MPC8308 PowerQUICC II Pro Processor Reference Manual, Rev. 0
Table 14-122. PEX_CSWDISR Register Fields Description
Figure
Figure
14-125, maintains the status for interrupts issued to the CSB host related
14-124, maintains the status for interrupts issued to the CSB host
9
9
WDS
RDS
w1c
w1c
All zeros
8
All zeros
All zeros
8
All zeros
Description
7
7
PCI Express Interface Controller
Access: w1c
Access: w1c
17
17
1
1
WDC
WDA
RDC
RDA
w1c
w1c
w1c
w1c
14-99
16
16
0
0

Related parts for MPC8308VMAGD