MPC8308VMAGD Freescale Semiconductor, MPC8308VMAGD Datasheet - Page 1124

MPU POWERQUICC II PRO 473MAPBGA

MPC8308VMAGD

Manufacturer Part Number
MPC8308VMAGD
Description
MPU POWERQUICC II PRO 473MAPBGA
Manufacturer
Freescale Semiconductor

Specifications of MPC8308VMAGD

Processor Type
MPC83xx PowerQUICC II Pro 32-Bit
Speed
400MHz
Voltage
1V
Mounting Type
Surface Mount
Package / Case
473-MAPBGA
Product
Network Processor
Data Rate
256 bps
Frequency
400 MHz
Supply Voltage (max)
3.6 V
Supply Voltage (min)
3 V
Supply Current (max)
5 uA
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
0 C
Interface
I2C, JTAG, SPI
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCAL
Quantity:
300
Part Number:
MPC8308VMAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCALE
Quantity:
6
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MPC8308VMAGD
Quantity:
2 000
Part Number:
MPC8308VMAGD400/266
Manufacturer:
FREESCAL
Quantity:
300
Part Number:
MPC8308VMAGDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8308VMAGDA
Quantity:
4 200
Serial Peripheral Interface
19.3.1.6
SPIRD, shown in
SPIE[NE] is set, the core can read SPIRD.
Table 19-9
19.3.1.6.1
In reverse data mode (SPMODE[REV] = 1) and regular data mode (SPMODE[REV] = 0), the data is
placed in the SPIRD after reception is completed as described below for character length of 8 bits
(SPMODE[LEN] = 7).
19-14
Offset 0x036
Offset 0x036
Offset 0x034
Offset 0x036
Reset
Reset
Reset 1
Reset
0–31
Bits
W
W
W
W
R
R
R
R
0
0
0
0
Name
DATA
1
shows the field descriptions of the SPI receive data hold register.
1
SPI Receive Data Hold Register (SPIRD)
Figure 19-14. Example SPMODE[REV] = 1 SPMODE[LEN] = 15 MSB Sent First
Reverse Mode SPMODE[REV] Examples
Figure 19-13. Example SPMODE[REV] = 1 SPMODE[LEN] = 7 MSB Sent First
Figure 19-12. Example SPMODE[REV] = 0 SPMODE[LEN] = 7 LSB Sent First
Received data. These bits are the received data from the SPI bus.
1
Figure
1
1
MPC8308 PowerQUICC II Pro Processor Reference Manual, Rev. 0
19-11, is used to receive a character of data from the SPI channel. Each time
Figure 19-11. SPI Receive Data Hold Register Definition
1
Table 19-9. SPI Receive Data Hold Field Descriptions
1
1
1
1
1
1
1
1
15
15
All zeros
All zeros
All zeros
DATA
1
MSB
MSB
16
Description
16
1
17
17
1
1
DATA
1
1
1
22
1
23
LSB
DATA
23
MSB
1
24
1
24
25
Freescale Semiconductor
1
1
Access: Read-only
Access: Read-only
Access: Read-only
Access: Read-only
DATA
1
1
1
30
30
1
LSB
LSB
31
31
31
31
1

Related parts for MPC8308VMAGD