MPC8308VMAGD Freescale Semiconductor, MPC8308VMAGD Datasheet - Page 119

MPU POWERQUICC II PRO 473MAPBGA

MPC8308VMAGD

Manufacturer Part Number
MPC8308VMAGD
Description
MPU POWERQUICC II PRO 473MAPBGA
Manufacturer
Freescale Semiconductor

Specifications of MPC8308VMAGD

Processor Type
MPC83xx PowerQUICC II Pro 32-Bit
Speed
400MHz
Voltage
1V
Mounting Type
Surface Mount
Package / Case
473-MAPBGA
Product
Network Processor
Data Rate
256 bps
Frequency
400 MHz
Supply Voltage (max)
3.6 V
Supply Voltage (min)
3 V
Supply Current (max)
5 uA
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
0 C
Interface
I2C, JTAG, SPI
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCAL
Quantity:
300
Part Number:
MPC8308VMAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCALE
Quantity:
6
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MPC8308VMAGD
Quantity:
2 000
Part Number:
MPC8308VMAGD400/266
Manufacturer:
FREESCAL
Quantity:
300
Part Number:
MPC8308VMAGDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8308VMAGDA
Quantity:
4 200
Table 4-8
4.3.2.1.2
The system PLL ratio reset, shown in
signal and the internal csb_clk of the device. csb_clk drives internal units and feeds the e300 core PLL.
Freescale Semiconductor
describes the setting of SVCOD bits.
RCWLR Bits
For the frequency of operation for MPC8308, 00 is the only applicable value
of SVCOD.
System PLL Configuration
4–7
Reset Configuration
Word Low Register
MPC8308 PowerQUICC II Pro Processor Reference Manual, Rev. 0
(RCWLR) Bits
Field Name
2–3
SPMF
Table 4-8. System PLL VCO Division
Table
Table 4-9. System PLL Ratio
0111–1111
(Binary)
Field Name
Value
0000
0001
0010
0011
0100
0101
0110
4-9, establishes the clock ratio between the SYS_CLK_IN
SVCOD
NOTE
(Binary)
Value
00
01
10
11
Reserved, should not be set
csb_clk : SYS_CLK_IN
VCO Division Factor
Reserved
Reserved
2 : 1
3 : 1
4 : 1
5 : 1
6 : 1
Reserved
2
4
8
Reset, Clocking, and Initialization
4-11

Related parts for MPC8308VMAGD