MPC8308VMAGD Freescale Semiconductor, MPC8308VMAGD Datasheet - Page 1045

MPU POWERQUICC II PRO 473MAPBGA

MPC8308VMAGD

Manufacturer Part Number
MPC8308VMAGD
Description
MPU POWERQUICC II PRO 473MAPBGA
Manufacturer
Freescale Semiconductor

Specifications of MPC8308VMAGD

Processor Type
MPC83xx PowerQUICC II Pro 32-Bit
Speed
400MHz
Voltage
1V
Mounting Type
Surface Mount
Package / Case
473-MAPBGA
Product
Network Processor
Data Rate
256 bps
Frequency
400 MHz
Supply Voltage (max)
3.6 V
Supply Voltage (min)
3 V
Supply Current (max)
5 uA
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
0 C
Interface
I2C, JTAG, SPI
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCAL
Quantity:
300
Part Number:
MPC8308VMAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCALE
Quantity:
6
Part Number:
MPC8308VMAGD
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MPC8308VMAGD
Quantity:
2 000
Part Number:
MPC8308VMAGD400/266
Manufacturer:
FREESCAL
Quantity:
300
Part Number:
MPC8308VMAGDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8308VMAGDA
Quantity:
4 200
Freescale Semiconductor
Second TxBD[Data Buffer Pointers] points to start of L2 or frame data If there is only one TxBD used to transfer a PTP
The TxFCB is followed immediately by a minimum of 16 bytes for the
Second TxBD[Data Length] >= FIFO_TX_THR or includes the entire
First TxBD[Data Buffer Pointer] is 8-byte aligned
First TxBD[Data Length]=8, 8 bytes for TxFCB
Table 16-145. Time-Stamp Insertion Programming Requirements
TMR_CTRL[RTPE]=1
MPC8308 PowerQUICC II Pro Processor Reference Manual, Rev. 0
TxFCB[PTP]=1
TxBD[TOE]=1
Requirement
TxPAL
frame
the time-stamp may be invalid, and the Second
If L2 or frame data is included in the Length, the
time-stamp value after the frame is transmitted.
frame, then no time-stamp is written to a TxPAL.
If TMR_CTRL[RTPE]=0, then no time-stamp is
If TxBD[TOE]=0, then no time-stamp is written
The time-stamp will be written to address First
The time-stamp will be written to address First
If TxBD[PTP]=0, then no time-stamp is written
except at 4K page boundaries, in which case
If this condition is not true, the time-stamp in
down to the nearest 8-byte aligned address,
stored in memory will be overwritten with a
TxBD[Data Buffer Pointer] + 0x10 rounded
transmitted on the line and the frame data
buffer immediately following the FCB is
Behavior if requirement is not met
TxBD[Data Buffer Pointer] + 0x10.
TxBD close status will be lost.
Enhanced Three-Speed Ethernet Controllers
written to a TxPAL.
TxPAL is invalid.
to a TxPAL.
to a TxPAL.
16-161

Related parts for MPC8308VMAGD