MCF51EM256CLL Freescale Semiconductor, MCF51EM256CLL Datasheet - Page 606

• Manufacturer Part Number: MCF51EM256CLL
• Description: IC MCU 32BIT 256KB FLASH 100LQFP
• Manufacturer: Freescale Semiconductor
• Series: MCF51EMr

Specifications of MCF51EM256CLL

• Core Processor: Coldfire V1
• Core Size: 32-Bit
• Speed: 50MHz
• Connectivity: I²C, SCI, SPI
• Peripherals: LCD, LVD, PWM, WDT
• Number Of I /o: 63
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.6 V
• Data Converters: A/D 16x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-LQFP
• Processor Series: MCF51EM
• Core: ColdFire V1
• Data Bus Width: 32 bit
• Data Ram Size: 16 KB
• Interface Type: RS-232, LIN
• Maximum Clock Frequency: 50 MHz
• Number Of Timers: 3
• Operating Supply Voltage: 1.8 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: JLINK-CF-BDM26, EWCF
• Development Tools By Supplier: DEMOEM
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Version 1 ColdFire Debug (CF1_DEBUG)
26.4.1.5.6
FILL_MEM{_WS} is used with the WRITE_MEM{_WS} command to access large blocks of memory.
An initial WRITE_MEM{_WS} is executed to set up the starting address of the block and write the first
datum. If an initial WRITE_MEM{_WS} is not executed before the first FILL_MEM{_WS}, an illegal
command response is returned. The FILL_MEM{_WS} command stores subsequent operands. The initial
address is incremented by the operand size (1, 2, or 4) and saved in a temporary register. Subsequent
WRITE_MEM{_WS} commands use this address, perform the memory write, increment it by the current
operand size, and store the updated address in the temporary register. If the with-status option is specified,
26-42
Write memory specified by debug address register, then
increment address
Write memory specified by debug address register with
status, then increment address
FILL_MEM.sz, FILL_MEM.sz_WS
MCF51EM256 Series ColdFire Integrated Microcontroller Reference Manual, Rev. 8
host →
host →
host →
host →
host →
host →
target
target
target
target
target
target
0x12
0x16
0x1A
0x13
0x17
0x1B
data[31-24]
data[31-24]
data[15-8]
data[15-8]
data[7-0]
data[7-0]
Memory
Memory
Memory
Memory
Memory
Memory
host →
host →
host →
host →
host →
host →
target
target
target
target
target
target
D
L
Y
D
L
Y
data[23-16]
data[23-16]
data[7-0]
data[7-0]
Memory
Memory
Memory
Memory
host →
host →
host →
host →
target
target
target
target
XCSR_SB
FILL_MEM.sz_WS
target →
FILL_MEM.sz
host
D
Y
D
Y
L
L
data[15-8]
data[15-8]
Memory
Memory
host →
host →
target
target
XCSR_SB
target →
host
data[7-0]
data[7-0]
Memory
Memory
host →
host →
target
target
D
Y
D
Y
L
L
Non-intrusive
Non-intrusive
XCSR_SB
target →
host
Freescale Semiconductor