MCF51EM256CLL Freescale Semiconductor, MCF51EM256CLL Datasheet - Page 244

• Manufacturer Part Number: MCF51EM256CLL
• Description: IC MCU 32BIT 256KB FLASH 100LQFP
• Manufacturer: Freescale Semiconductor
• Series: MCF51EMr

Specifications of MCF51EM256CLL

• Core Processor: Coldfire V1
• Core Size: 32-Bit
• Speed: 50MHz
• Connectivity: I²C, SCI, SPI
• Peripherals: LCD, LVD, PWM, WDT
• Number Of I /o: 63
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.6 V
• Data Converters: A/D 16x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-LQFP
• Processor Series: MCF51EM
• Core: ColdFire V1
• Data Bus Width: 32 bit
• Data Ram Size: 16 KB
• Interface Type: RS-232, LIN
• Maximum Clock Frequency: 50 MHz
• Number Of Timers: 3
• Operating Supply Voltage: 1.8 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: JLINK-CF-BDM26, EWCF
• Development Tools By Supplier: DEMOEM
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Interrupt Controller (CF1_INTC)
10.3.1
The INTC_FRC register allows software to generate a unique interrupt for each possible level at the lowest
priority within the level for functional or debug purposes. These interrupts may be self-scheduled by
setting one or more of the bits in the INTC_FRC register. In some cases, the handling of a normal interrupt
request may cause critical processing by the service routine along with the scheduling (using the
INTC_FRC register) of a lower priority level interrupt request to be processed at a later time for
less-critical task handling.
The INTC_FRC register may be modified directly using a read-modify-write sequence or through a simple
write operation using the set/clear force interrupt registers (INTC_SFRC, INTC_CFRC).
10-8
Address
Offset
0x1B
0x1E
0x2C
0x3C
0x10
0x18
0x19
0x1F
0x20
0x24
0x28
0x30
0x34
0x38
INTC_LVL1IACK
INTC_LVL2IACK
INTC_LVL3IACK
INTC_LVL4IACK
INTC_LVL5IACK
INTC_LVL6IACK
INTC_LVL7IACK
Register Name
INTC_SWIACK
INTC_PL6P7
INTC_PL6P6
Force Interrupt Register (INTC_FRC)
INTC_SFRC
INTC_CFRC
INTC_WCR
INTC_FRC
Take special notice of the bit numbers within this register, 63–56. This is for
compatibility with other ColdFire interrupt controllers.
MCF51EM256 Series ColdFire Integrated Microcontroller Reference Manual, Rev. 8
CF1_INTC Programmable Level 6, Priority 7
CF1_INTC Programmable Level 6, Priority 6
CF1_INTC Software Interrupt Acknowledge
CF1_INTC Level 1 Interrupt Acknowledge
CF1_INTC Level 2 Interrupt Acknowledge
CF1_INTC Level 3 Interrupt Acknowledge
CF1_INTC Level 4 Interrupt Acknowledge
CF1_INTC Level 5 Interrupt Acknowledge
CF1_INTC Level 6 Interrupt Acknowledge
CF1_INTC Level 7 Interrupt Acknowledge
CF1_INTC Clear Interrupt Force Register
CF1_INTC Set Interrupt Force Register
CF1_INTC Wakeup Control Register
CF1_INTC Force Interrupt Register
Table 10-3. CF1_INTC Memory Map
Register Description
NOTE
Width
(bits)
8
8
8
8
8
8
8
8
8
8
8
8
8
8
Access
Read
Read
Read
Read
Read
Read
Read
Read
Write
Write
R/W
R/W
R/W
R/W
Reset Value
0x00
0x00
0x00
0x80
0x00
0x18
0x18
0x18
0x18
0x18
0x18
0x18
Freescale Semiconductor
—
—
10.3.3/10-10
10.3.4/10-11
10.3.5/10-12
10.3.6/10-13
10.3.6/10-13
10.3.6/10-13
10.3.6/10-13
10.3.6/10-13
10.3.6/10-13
10.3.6/10-13
10.3.6/10-13
10.3.1/10-8
10.3.2/10-9
10.3.2/10-9
Section/
Page