MCF51EM256CLL Freescale Semiconductor, MCF51EM256CLL Datasheet - Page 387

• Manufacturer Part Number: MCF51EM256CLL
• Description: IC MCU 32BIT 256KB FLASH 100LQFP
• Manufacturer: Freescale Semiconductor
• Series: MCF51EMr

Specifications of MCF51EM256CLL

• Core Processor: Coldfire V1
• Core Size: 32-Bit
• Speed: 50MHz
• Connectivity: I²C, SCI, SPI
• Peripherals: LCD, LVD, PWM, WDT
• Number Of I /o: 63
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.6 V
• Data Converters: A/D 16x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-LQFP
• Processor Series: MCF51EM
• Core: ColdFire V1
• Data Bus Width: 32 bit
• Data Ram Size: 16 KB
• Interface Type: RS-232, LIN
• Maximum Clock Frequency: 50 MHz
• Number Of Timers: 3
• Operating Supply Voltage: 1.8 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: JLINK-CF-BDM26, EWCF
• Development Tools By Supplier: DEMOEM
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

17.2
The IRTC supports the following features:
Freescale Semiconductor
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Full clock – hour, minutes and seconds with option for storing values in BCD or binary format
Calendaring – day, month, year and day of the week with option for storing values in BCD or
binary format
Auto adjustment for day light saving with user defined parameters
Automatic month and leap year adjustment
RTC utilizes ‘local time’ which implicitly contains the time zone offset
Programmable alarm with interrupt. Alarm is output from IRTC in case MCU wants to use it as a
wakeup event
Seven periodic interrupts
Minute countdown timer with minute resolution
32.768 kHz input clock with option to output the clock for use in the MCU’s ICS
Hardware compensation to compensate 1 Hz clock (to the counters) against frequency variations
in oscillator clock due to temperature or crystal characteristics. Correction factor calculated by
firmware. (Programmable correction factor)
IPS bus interface with protection against run-away code
Reset to the IRTC block is generated only when both battery supply and CPU power are removed
and either is powered up
Battery operation (standby mode) ensures seamless IRTC operation when CPU power is removed
Tamper detection to detect illegal access into the system
Time stamp stored on tamper event
Various configurability options available as explained in section below
32 bytes of standby RAM
Features
MCF51EM256 Series ColdFire Integrated Microcontroller Reference Manual, Rev. 8
Independent Robust Real Time Clock (IRTC)
17-3