R0K572030S000BE Renesas Electronics America, R0K572030S000BE Datasheet - Page 986

• Manufacturer Part Number: R0K572030S000BE
• Description: KIT DEV FOR SH7203
• Manufacturer: Renesas Electronics America
• Series: Renesas Starter Kits (RSK)r
• Type: MCUr

Specifications of R0K572030S000BE

• Contents: CPU Board, LCD Module, E10A-Lite Emulator, Cable, QuickStart Guide and CD-ROM
• Silicon Manufacturer: Renesas
• Kit Contents: Board
• Silicon Family Name: SH7203
• Silicon Core Number: R5S72030W200FP
• Tool / Board Applications: General Purpose MCU, MPU, DSP, DSC
• Mcu Supported Families: SH7203
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• For Use With/related Products: SH7203
• Lead Free Status / Rohs Status: Compliant

Section 19 Controller Area Network (RCAN-TL1)
Bit 8 - Mailbox Empty Interrupt Flag (IRR8): This bit is set when one of the messages set for
transmission has been successfully sent (corresponding TXACK flag is set) or has been
successfully aborted (corresponding ABACK flag is set). In Event Triggered mode the related
TXPR is also cleared and this mailbox is now ready to accept a new message data for the next
transmission. In Time Trigger mode TXPR for the Mailboxes from 30 to 24 is not cleared after a
successful transmission in order to keep transmitting at each programmed basic cycle. In effect,
this bit is set by an OR’ed signal of the TXACK and ABACK bits not masked by the
corresponding MBIMR flag. Therefore, this bit is automatically cleared when all the TXACK and
ABACK bits are cleared. It is also cleared by writing a ‘1’ to all the correspondent bit position in
MBIMR. Writing to this bit position has no effect.
Rev. 3.00 Sep. 28, 2009 Page 954 of 1650
REJ09B0313-0300
Bit 9: IRR9
0
1
Bit 8: IRR8
0
1
Description
No pending notification of message overrun/overwrite
[Clearing condition]
Clearing of all bit in UMSR/setting MBIMR for all UMSR set (initial value)
A receive message has been discarded due to overrun condition or a
message has been overwritten
[Setting condition]
Message is received while the corresponding RXPR and/or RFPR = 1 and
MBIMR = 0
Description
Messages set for transmission or transmission cancellation request NOT
progressed. (Initial value)
[Clearing Condition]
All the TXACK and ABACK bits are cleared/setting MBIMR for all TXACK
and ABACK set
Message has been transmitted or aborted, and new message can be stored
(in TT mode Mailbox 24 to 30 can be programmed with a new message only
in case of abortion)
[Setting condition]
When a TXACK or ABACK bit is set (if related MBIMR = 0).