R0K572030S000BE Renesas Electronics America, R0K572030S000BE Datasheet - Page 1474

• Manufacturer Part Number: R0K572030S000BE
• Description: KIT DEV FOR SH7203
• Manufacturer: Renesas Electronics America
• Series: Renesas Starter Kits (RSK)r
• Type: MCUr

Specifications of R0K572030S000BE

• Contents: CPU Board, LCD Module, E10A-Lite Emulator, Cable, QuickStart Guide and CD-ROM
• Silicon Manufacturer: Renesas
• Kit Contents: Board
• Silicon Family Name: SH7203
• Silicon Core Number: R5S72030W200FP
• Tool / Board Applications: General Purpose MCU, MPU, DSP, DSC
• Mcu Supported Families: SH7203
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• For Use With/related Products: SH7203
• Lead Free Status / Rohs Status: Compliant

Section 29 User Debugging Interface (H-UDI)
29.4.2
Table 29.4 Reset Configuration
Notes: 1. Performs product chip mode and ASE mode settings
29.4.3
The initial value of the TDO change timing is to perform data output from the TDO pin on the
TCK falling edge. However, setting a TDO change timing switch command in SDIR via the H-
UDI pin and passing the Update-IR state synchronizes the TDO change timing to the TCK rising
edge. Hereafter, to synchronize the change timing of TD0 to the falling edge of TCK, the TRST
pin must be simultaneously asserted with the power-on reset. In a case of power-on reset by the
RES pin, the sync reset is still in operation for a certain period in the LSI even after the RES pin is
negated. Thus, if the TRST pin is asserted immediately after the negate of the RES pin, the TD0
change timing switch command is cleared, resulting the TD0 change timing synchronized with the
falling edge of TCK. To prevent this, make sure to put a period of 20 times of tcyc or longer
between the signal change timing of the RES and TRST pins.
Rev. 3.00 Sep. 28, 2009 Page 1442 of 1650
REJ09B0313-0300
ASEMD*
H
L
2. In ASE mode, reset hold is entered if the TRST pin is driven low while the RES pin is
1
Reset Configuration
TDO Output Timing
ASEMD = H, product chip mode
ASEMD = L, ASE mode
negated. In this state, the CPU does not start up. When TRST is driven high, H-UDI
operation is enabled, but the CPU does not start up. The reset hold state is cancelled
by a power-on reset.
RES
L
H
L
H
TRST
L
H
L
H
L
H
L
H
Chip State
Power-on reset and H-UDI reset
Power-on reset
H-UDI reset only
Normal operation
Reset hold*
Power-on reset
H-UDI reset only
Normal operation
2