R0K572030S000BE Renesas Electronics America, R0K572030S000BE Datasheet - Page 421

• Manufacturer Part Number: R0K572030S000BE
• Description: KIT DEV FOR SH7203
• Manufacturer: Renesas Electronics America
• Series: Renesas Starter Kits (RSK)r
• Type: MCUr

Specifications of R0K572030S000BE

• Contents: CPU Board, LCD Module, E10A-Lite Emulator, Cable, QuickStart Guide and CD-ROM
• Silicon Manufacturer: Renesas
• Kit Contents: Board
• Silicon Family Name: SH7203
• Silicon Core Number: R5S72030W200FP
• Tool / Board Applications: General Purpose MCU, MPU, DSP, DSC
• Mcu Supported Families: SH7203
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• For Use With/related Products: SH7203
• Lead Free Status / Rohs Status: Compliant

9.5.14
(1)
The bus state controller (BSC) can be initialized completely only at power-on reset. At power-on
reset, all signals are negated and data output buffers are turned off regardless of the bus cycle state
after the internal reset is synchronized with the internal clock. All control registers are initialized.
In software standby, sleep, and manual reset, control registers of the bus state controller are not
initialized. At manual reset, only the current bus cycle being executed is completed. Since the
RTCNT continues counting up during manual reset signal assertion, a refresh request occurs to
initiate the refresh cycle.
(2)
There are three types of LSI internal buses: a CPU bus, internal bus, and peripheral bus. The CPU
and cache memory are connected to the CPU bus. Internal bus masters other than the CPU and bus
state controller are connected to the internal bus. Low-speed peripheral modules are connected to
the peripheral bus. Internal memories other than the cache memory are connected bidirectionally
to the CPU bus and internal bus. Access from the CPU bus to the internal bus is enabled but
access from the internal bus to the cache bus is disabled. This gives rise to the following problems.
On-chip bus masters such as DMAC other than the CPU can access internal memory other than
the cache memory but cannot access the cache memory. If an on-chip bus master other than the
CPU writes data to an external memory other than the cache, the contents of the external memory
may differ from that of the cache memory. To prevent this problem, if the external memory whose
contents is cached is written by an on-chip bus master other than the CPU, the corresponding
cache memory should be purged by software.
In a cache-enabled space, if the CPU initiates read access, the cache is searched. If the cache stores
data, the CPU latches the data and completes the read access. If the cache does not store data, the
contorol sigals
Other bus
Reset
Access from the Side of the LSI Internal Bus Master
A25 to A0
D31 to D0
BREQ
BACK
CKIO
CSn
Others
Figure 9.55 Bus Arbitration Timing
Rev. 3.00 Sep. 28, 2009 Page 389 of 1650
Section 9 Bus State Controller (BSC)
REJ09B0313-0300