R0K572030S000BE Renesas Electronics America, R0K572030S000BE Datasheet - Page 243

• Manufacturer Part Number: R0K572030S000BE
• Description: KIT DEV FOR SH7203
• Manufacturer: Renesas Electronics America
• Series: Renesas Starter Kits (RSK)r
• Type: MCUr

Specifications of R0K572030S000BE

• Contents: CPU Board, LCD Module, E10A-Lite Emulator, Cable, QuickStart Guide and CD-ROM
• Silicon Manufacturer: Renesas
• Kit Contents: Board
• Silicon Family Name: SH7203
• Silicon Core Number: R5S72030W200FP
• Tool / Board Applications: General Purpose MCU, MPU, DSP, DSC
• Mcu Supported Families: SH7203
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• For Use With/related Products: SH7203
• Lead Free Status / Rohs Status: Compliant

7.4.2
1. When C bus/instruction fetch/read/word or longword is set in the break bus cycle register
2. A break for instruction fetch which is set as a break before instruction execution occurs when it
3. When setting a break condition for break after instruction execution, the instruction set with
4. When an instruction fetch cycle is set, the break data register (BDR) is ignored. Therefore,
5. If the I bus is set for a break of an instruction fetch cycle, the setting is invalidated.
⎯ When a break condition is specified for the I bus, only the data access cycle is monitored.
⎯ Only data access cycles are issued for the internal DMA bus cycles.
⎯ If a break condition is specified for the I bus, even when the condition matches in an
(BBR), the break condition is the FAB bus instruction fetch cycle. Whether a start of user
break interrupt exception processing is set before or after the execution of the instruction can
then be selected with the PCB0 or PCB1 bit of the break control register (BRCR) for the
appropriate channel. If an instruction fetch cycle is set as a break condition, clear BA0 bit in
the break address register (BAR) to 0. A break cannot be generated as long as this bit is set to
1.
is confirmed that the instruction has been fetched and will be executed. This means a break
does not occur for instructions fetched by overrun (instructions fetched at a branch or during
an interrupt transition, but not to be executed). When this kind of break is set for the delay slot
of a delayed branch instruction, the user break interrupt request is not received until the
execution of the first instruction at the branch destination.
the break condition is executed and then the break is generated prior to execution of the next
instruction. As with pre-execution breaks, a break does not occur with overrun fetch
instructions. When this kind of break is set for a delayed branch instruction and its delay slot,
the user break interrupt request is not received until the first instruction at the branch
destination.
break data cannot be set for the break of the instruction fetch cycle.
Note: If a branch does not occur at a delayed branch instruction, the subsequent instruction is
The instruction fetch cycle (including the cache renewal cycle) is not monitored.
internal CPU bus cycle resulting from an instruction executed by the CPU, at which
instruction the user break interrupt request is to be accepted cannot be clearly defined.
Break on Instruction Fetch Cycle
not recognized as a delay slot.
Rev. 3.00 Sep. 28, 2009 Page 211 of 1650
Section 7 User Break Controller (UBC)
REJ09B0313-0300