MPC8536E-ANDROID Freescale Semiconductor, MPC8536E-ANDROID Datasheet - Page 247

• Manufacturer Part Number: MPC8536E-ANDROID
• Description: HARDWARE/SOFTWARE ANDROID OS
• Manufacturer: Freescale Semiconductor
• Series: PowerQUICC ™r
• Type: MPUr

Specifications of MPC8536E-ANDROID

• Contents: Board
• For Use With/related Products: MPC8536
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

6.5
Table 6-23
assuming the core is running at 2 1/2 times the L2 cache frequency. The L2 returns the 128 bits containing
the requested data (critical quad word) first. This data is forwarded to the result register before the full
cache line reloads the L1.
6.6
This section explains the rules of cache and memory-mapped SRAM coherency. The term ‘snoop
transaction’ refers to transactions initiated by the system logic or by I/O traffic, as opposed to e500
core-initiated transactions.
Freescale Semiconductor
.
e500 core
load 1
e500 core
load 2
CCB
clocks
CCB addr
bus load 1
CCB addr
bus load 2
CCB data
bus
load 1
CCB data
bus
load 2
Clocks
Core
L2 Cache Timing
shows the timing of back-to-back loads that miss in the L1 data cache and hit in the L2 cache,
L2 Cache and SRAM Coherency
1
<1
2
MPC8536E PowerQUICC III Integrated Processor Reference Manual, Rev. 1
3
BG
2
4
5
TS
3
6
Table 6-23. Fastest Read Timing—Hit in L2
7
BG
8
4
9
10
AACK
TS
5
11
12
COMING
DATA-
13
HIT
6
14
15
AACK
DATA
7
16
17
COMING
DATA-
DATA
18
HIT
8
19
20
DATA
L2 Look-Aside Cache/SRAM
9
21
22
DATA
23
10
24
25
11>
26
6-27