MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 936

• Manufacturer Part Number: MPC561MZP56
• Manufacturer: Freescale

Specifications of MPC561MZP56

• Cpu Family: MPC56x
• Device Core: PowerPC
• Device Core Size: 32b
• Frequency (max): 56MHz
• Interface Type: QSPI/SCI/SPI/UART
• Total Internal Ram Size: 32KB
• # I/os (max): 56
• Number Of Timers - General Purpose: 22
• Operating Supply Voltage (typ): 2.6/5V
• Operating Supply Voltage (max): 2.7/5.25V
• Operating Supply Voltage (min): 2.5/4.75V
• On-chip Adc: 2(32-chx10-bit)
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 388
• Package Type: BGA
• Program Memory Type: ROMLess
• Program Memory Size: Not Required
• Lead Free Status / RoHS Status: Not Compliant

Development Support
Figure 23-6
23-22
•
•
•
•
•
•
•
•
•
Gives an ability to control the execution of the processor and maintain control on it under all
circumstances. The development port is able to force the CPU to enter to the debug mode even
when external interrupts are disabled.
It is possible to enter debug mode immediately out of reset thus allowing debugging of a ROM-less
system.
It is possible to selectively define, using an enable register, the events that will cause the machine
to enter into the debug mode.
When in debug mode detect the reason upon which the machine entered debug mode by reading a
cause register.
Entering into the debug mode in all regular cases is restartable in the sense that it is possible to
continue to run the regular program from the location where it entered the debug mode.
When in debug mode all instructions are fetched from the development port but load/store accesses
are performed on the real system memory.
Data Register of the development port is accessed using mtspr and mfspr instructions via special
load/store cycles. (This feature together with the last one enables easy memory dump & load).
Upon entering debug mode, the processor gets into the privileged state (MSR[PR] = 0). This
allows execution of any instruction, and access to any storage location.
An OR signal of all exception cause register (ECR) bits (ECR_OR) enables the development port
to detect pending events while already in debug mode. An example is the ability of the
development port to detect a debug mode access to a non existing memory space.
illustrates the debug mode logic implemented in the CPU.
MPC561/MPC563 Reference Manual, Rev. 1.2
Freescale Semiconductor