MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 920
MPC561MZP56
Manufacturer Part Number
MPC561MZP56
Description
Manufacturer
Freescale
Datasheet
1.MPC561MZP56.pdf
(1420 pages)
Specifications of MPC561MZP56
Cpu Family
MPC56x
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
56MHz
Interface Type
QSPI/SCI/SPI/UART
Total Internal Ram Size
32KB
# I/os (max)
56
Number Of Timers - General Purpose
22
Operating Supply Voltage (typ)
2.6/5V
Operating Supply Voltage (max)
2.7/5.25V
Operating Supply Voltage (min)
2.5/4.75V
On-chip Adc
2(32-chx10-bit)
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
388
Package Type
BGA
Program Memory Type
ROMLess
Program Memory Size
Not Required
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC561MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC561MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
- Current page: 920 of 1420
- Download datasheet (11Mb)
Development Support
23.1.4.2
When using back trace, latching the value of the status pins (VF and VFLS), and the address of the cycles
marked as program trace cycle, should start immediately after the negation of reset. The start address is
the first address in the program trace cycle buffer.
When using window trace, latching the value of the status pins (VF and VFLS), and the address of the
cycles marked as program trace cycle, should start immediately after the first VSYNC is reported on the
VF pins. The start address of the trace window should be calculated according to first two VF pins reports.
Assuming that VF1 and VF2 are the two first VF pins reports and T1 and T2 are the two addresses of the
first two cycles marked with the program trace cycle attribute that were latched in the trace buffer, use the
following table to calculate the trace window start address.
23.1.4.3
Since the VF pins are used for reporting both instruction type information and queue flush information,
the external hardware must take special care when trying to detect the assertion/negation of VSYNC.
When VF = 011 it is a VSYNC assertion/negation report only if the previous VF pins value was one of the
following values: 000, 001, or 010.
23.1.4.4
The information on the status pins that describes the last fetched instruction and the last queue/history
buffer flushes, changes every clock. Cycles marked as program trace cycle are generated on the external
bus only when possible (when the SIU wins the arbitration over the external bus). Therefore, there is some
delay between the information reported on the status pins that a cycle marked as program trace cycle will
be performed on the external bus and the actual time that this cycle can be detected on the external bus.
When VSYNC is negated (through the serial interface of the development port), the CPU delays the report
of the of the assertion/negation of VSYNC on the VF pins (VF = 011) until all addresses marked with the
program trace cycle attribute were visible externally. Therefore, the external hardware should stop
23-6
11. Negate VSYNC
12. Return to the regular code run (issue an rfi). The first report on the VF pins is a VSYNC (VF = 011)
13. The external hardware stops sampling the program trace information upon the report on the VF
pins of VSYNC
VSYNC
VSYNC
VSYNC
VF1
011
011
011
Detecting the Trace Window Start Address
Detecting the Assertion/Negation of VSYNC
Detecting the Trace Window End Address
branch indirect taken
branch direct taken
sequential
VF2
001
110
101
Table 23-4. Detecting the Trace Buffer Start Point
MPC561/MPC563 Reference Manual, Rev. 1.2
Starting point
offset (T1 - 4)
T1 - 4 +
T1
T2
VSYNC asserted followed by a sequential instruction.
The start address is T1
VSYNC asserted followed by a taken direct branch.
The start address is the target of the direct branch
VSYNC asserted followed by a taken indirect branch.
The start address is the target of the indirect branch
Description
Freescale Semiconductor
Related parts for MPC561MZP56
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
MPC5 1K0 5%
Manufacturer:
TE Connectivity
Datasheet:
Part Number:
Description:
MPC5 500R 5%
Manufacturer:
TE Connectivity
Datasheet:
Part Number:
Description:
MPC5 5K0 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
MPC5 5R0 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
MPC5 50K 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
MPC5 1R0 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
TOWER ELEVATOR BOARDS HARDWARE
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
TOWER SERIAL I/O HARDWARE
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
LCD MODULE FOR TWR SYSTEM
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
DAUGHTER LCD WVGA I.MX51
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
TOWER SYSTEM BOARD MPC5125
Manufacturer:
Freescale Semiconductor
Datasheet: