MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 597

MPC561MZP56

Manufacturer Part Number
MPC561MZP56
Description
Manufacturer
Freescale
Datasheet

Specifications of MPC561MZP56

Cpu Family
MPC56x
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
56MHz
Interface Type
QSPI/SCI/SPI/UART
Total Internal Ram Size
32KB
# I/os (max)
56
Number Of Timers - General Purpose
22
Operating Supply Voltage (typ)
2.6/5V
Operating Supply Voltage (max)
2.7/5.25V
Operating Supply Voltage (min)
2.5/4.75V
On-chip Adc
2(32-chx10-bit)
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
388
Package Type
BGA
Program Memory Type
ROMLess
Program Memory Size
Not Required
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Part Number:
MPC561MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Company:
Part Number:
MPC561MZP56
Quantity:
13
Part Number:
MPC561MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
In situation S2
trigger event is complete, the trigger overrun bit is again set, but otherwise, the additional trigger events
are ignored. After the queue is complete, the first newly detected trigger event causes queue execution to
begin again. When the trigger event rate is high, a new trigger event can be seen very soon after completion
of the previous queue, leaving software little time to retrieve the previous results. Also, when trigger events
are occurring at a high rate for queue 1, the lower priority queue 2 channels may not get serviced at all.
Situation S3
is set the same way, and that queue execution continues unchanged.
Freescale Semiconductor
Q1
Q2
QS
QS
Q1
Q2
IDLE
Q1:
(Figure
T1
(Figure
C1
TOR1
T1
IDLE
0000
ACTIVE
C2
14-26) shows that when the pause feature is in use, the trigger overrun error status bit
TOR1
T1
1000
14-25), more than one trigger event is recognized before servicing of a previous
C3
TOR1
T1
Q1:
C4
T1
CF1
IDLE
MPC561/MPC563 Reference Manual, Rev. 1.2
IDLE
C1
Figure 14-25. CCW Priority Situation 1
Figure 14-26. CCW Priority Situation 2
IDLE
TOR1
T1
T1
ACTIVE
C2
C1
1000
C3
ACTIVE
C2
1000
C4
C3
CF1
C4
0000
CF1
Q2:
T2
C1
0000
C2
ACTIVE
Q2:
T2
TOR2
0010
T2
IDLE
C3
IDLE
C1
QADC64E Enhanced Mode Operation
TOR2
C4
T2
C2
ACTIVE
CF2
0010
TOR2
C3
T2
IDLE
C4
0000
CF2
IDLE
0000
QADC S1
QADC S2
14-55

Related parts for MPC561MZP56