MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 55

• Manufacturer Part Number: MPC561MZP56
• Manufacturer: Freescale

Specifications of MPC561MZP56

• Cpu Family: MPC56x
• Device Core: PowerPC
• Device Core Size: 32b
• Frequency (max): 56MHz
• Interface Type: QSPI/SCI/SPI/UART
• Total Internal Ram Size: 32KB
• # I/os (max): 56
• Number Of Timers - General Purpose: 22
• Operating Supply Voltage (typ): 2.6/5V
• Operating Supply Voltage (max): 2.7/5.25V
• Operating Supply Voltage (min): 2.5/4.75V
• On-chip Adc: 2(32-chx10-bit)
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 388
• Package Type: BGA
• Program Memory Type: ROMLess
• Program Memory Size: Not Required
• Lead Free Status / RoHS Status: Not Compliant

24-34
24-35
24-36
24-37
24-38
24-39
24-40
24-41
24-42
24-43
24-44
24-45
24-46
24-47
24-48
24-49
24-50
24-51
24-52
24-53
24-54
24-55
24-56
24-57
24-58
24-59
24-60
24-61
24-62
24-63
24-64
24-65
24-66
24-67
24-68
24-69
24-70
24-71
24-72
Freescale Semiconductor
Figure
Number
Error Message (Queue Overflow) Format ............................................................................ 24-47
Direct Branch Message ......................................................................................................... 24-49
Indirect Branch Message ...................................................................................................... 24-49
Indirect Branch Message with Compressed Code ................................................................ 24-49
Program Trace Correction Message ..................................................................................... 24-50
Error Message (Program/Data/Ownership Trace Overrun).................................................. 24-50
Direct Branch Synchronization Message.............................................................................. 24-50
Indirect Branch Synchronization Message ........................................................................... 24-51
Direct Branch Synchronization Message
with Compressed Code ......................................................................................................... 24-51
Indirect Branch Synchronization Message with Compressed Code ..................................... 24-51
Data Write Message Format ................................................................................................. 24-52
Data Read Message Format .................................................................................................. 24-53
Data Write Synchronization Message Format ...................................................................... 24-54
Data Read Synchronization Message Format ....................................................................... 24-54
Error Message (Queue Overflow) Format ............................................................................ 24-54
Data Trace Flow Diagram for Non-Pipelined Access .......................................................... 24-55
Date Write Message.............................................................................................................. 24-57
Data Read Message............................................................................................................... 24-58
Data Write Synchronization Message................................................................................... 24-58
Data Read Synchronization Message ................................................................................... 24-58
Error Message (Program/Data/Ownership Trace Overrun).................................................. 24-59
Target Ready Message.......................................................................................................... 24-59
Read Register Message ......................................................................................................... 24-59
Write Register Message ........................................................................................................ 24-60
Read/Write Response Message............................................................................................. 24-60
Read/Write Access Flow Diagram ....................................................................................... 24-61
Error Message (Read/Write Access Error) Format............................................................... 24-67
Error Message (Invalid Message) Format ............................................................................ 24-67
Error Message (Invalid Access Opcode) Format.................................................................. 24-67
Block Write Access .............................................................................................................. 24-69
Block Read Access ............................................................................................................... 24-70
Device Ready for Upload/Download Request Message....................................................... 24-70
Upload Request Message...................................................................................................... 24-71
Download Request Message ................................................................................................. 24-71
Upload/Download Information Message.............................................................................. 24-72
Error Message (Invalid Access Opcode) .............................................................................. 24-72
Watchpoint Message Format ................................................................................................ 24-73
Error Message (Watchpoint Overrun) Format...................................................................... 24-73
Watchpoint Message............................................................................................................. 24-74
MPC561/MPC563 Reference Manual, Rev. 1.2
Figures
Title
Number
Page
lv