MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 288

MPC561MZP56

Manufacturer Part Number
MPC561MZP56
Description
Manufacturer
Freescale
Datasheet

Specifications of MPC561MZP56

Cpu Family
MPC56x
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
56MHz
Interface Type
QSPI/SCI/SPI/UART
Total Internal Ram Size
32KB
# I/os (max)
56
Number Of Timers - General Purpose
22
Operating Supply Voltage (typ)
2.6/5V
Operating Supply Voltage (max)
2.7/5.25V
Operating Supply Voltage (min)
2.5/4.75V
On-chip Adc
2(32-chx10-bit)
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
388
Package Type
BGA
Program Memory Type
ROMLess
Program Memory Size
Not Required
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Part Number:
MPC561MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Company:
Part Number:
MPC561MZP56
Quantity:
13
Part Number:
MPC561MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
System Configuration and Protection
6.2.2.5.3
Table 6-26
6-48
1
HRESET
HRESET
22:23
24:31
Bits
8:15
0:7
Field
Field GDDR
16
17
18
19
20
21
Addr
describes the bit values for data direction control.
MSB
SDDRC[0:7]
16
0
0
SGPIO Control Register (SGPIOCR)
GDDR0
GDDR1
GDDR2
GDDR3
GDDR4
GDDR5
SDDRD
[24:31]
Name
GDDR
17
1
1
Group data direction for SGPIOD[0:7]
Group data direction for SGPIOD[8:15]
SGPIO data direction for SGPIOC[0:7]. Each SDDR bit zero to seven controls the direction
of the corresponding SGPIOC pin zero to seven
Reserved
Group data direction for SGPIOD[16:23]
Group data direction for SGPIOA[8:15]
Group data direction for SGPIOA[16:23]
Group data direction for SGPIOA[24:31]
Reserved
SGPIO data direction for SGPIOD[24:31]. Each SDDRD bits 24:31 controls the direction
of the corresponding SGPIOD pin [24:31].
GDDR
18
Figure 6-43. SGPIO Control Register (SGPIOCR)
2
2
SDDR/GDDR
MPC561/MPC563 Reference Manual, Rev. 1.2
SDDRC[0:7]
Table 6-25. SGPIOCR Bit Descriptions
GDDR
19
Table 6-26. Data Direction Control
3
3
0
1
GDDR
20
4
4
0000_0000_0000_0000
0000_0000_0000_0000
GDDR
SGPIO configured as output
SGPIO configured as input
21
5
5
0x2F C02C
Operation
22
6
Description
23
7
24
8
25
9
10
26
SDDRD[24:31]
11
27
Freescale Semiconductor
12
28
13
29
14
30
LSB
15
31

Related parts for MPC561MZP56