MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 258

• Manufacturer Part Number: MPC561MZP56
• Manufacturer: Freescale

Specifications of MPC561MZP56

• Cpu Family: MPC56x
• Device Core: PowerPC
• Device Core Size: 32b
• Frequency (max): 56MHz
• Interface Type: QSPI/SCI/SPI/UART
• Total Internal Ram Size: 32KB
• # I/os (max): 56
• Number Of Timers - General Purpose: 22
• Operating Supply Voltage (typ): 2.6/5V
• Operating Supply Voltage (max): 2.7/5.25V
• Operating Supply Voltage (min): 2.5/4.75V
• On-chip Adc: 2(32-chx10-bit)
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 388
• Package Type: BGA
• Program Memory Type: ROMLess
• Program Memory Size: Not Required
• Lead Free Status / RoHS Status: Not Compliant

System Configuration and Protection
MPC561/MPC563, and RCPU access is terminated with a data error, causing a machine check state or
exception.
The bus monitor timing bit in the system protection control register (SYPCR[BMT]) defines the bus
monitor time-out period. The programmability of the time-out allows for variation in system peripheral
response time. The timing mechanism is clocked by the external bus clock divided by eight. The maximum
value is 2040 system clock cycles.
SYPCR[BME] enables or disables the bus monitor. But regardless of the state of this bit the bus monitor
is always enabled when freeze is asserted in debug mode.
6.1.6
The decrementer (DEC) is a 32-bit decrementing counter defined by the MPC561/MPC563 architecture
to provide a decrementer interrupt. This binary counter is clocked by the same frequency as the time base
(also defined by the MPC500 architecture). The operation of the time base and decrementer are therefore
coherent. The DEC is clocked by the TMBCLK clock. The decrementer period is computed as follows:
The state of the DEC is not affected by any resets and should be initialized by software. The DEC runs
continuously after power-up once the time base is enabled by setting the TBE bit of the TBSCR (see
Table
counting while reset is asserted.
Reading from the decrementer has no effect on the counter value. Writing to the decrementer replaces the
value in the decrementer with the value in the GPR.
Whenever bit 0 (the MSB) of the decrementer changes from zero to one, a decrementer exception occurs.
If software alters the decrementer such that the content of bit 0 is changed to a value of 1, a decrementer
exception occurs.
A decrementer exception causes a decrementer interrupt request to be pending in the RCPU. When the
decrementer exception is taken, the decrementer interrupt request is automatically cleared.
Table 6-6
crystal, and TBS = 0 which selects TMBCLK division to 4.
6-18
6-18) (unless the clock module is programmed to turn off the clock). The decrementer continues
illustrates some of the periods available for the decrementer, assuming a 4-MHz or 20-MHz
Decrementer (DEC)
Time base must be enabled to use the decrementer. See
“Time Base Control and Status Register
0
9
Count Value
Table 6-6. Decrementer Time-Out Periods
MPC561/MPC563 Reference Manual, Rev. 1.2
T
DEC
Time-Out @ 4 MHz
=
NOTE
1.0 µs
10 µs
F
TMBCLK
2
(TBSCR),” for more information.
32
Time-Out @ 20 MHz
Section 6.2.2.4.4,
0.2 µs
2.0 µs
Freescale Semiconductor