MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 1024
MPC561MZP56
Manufacturer Part Number
MPC561MZP56
Description
Manufacturer
Freescale
Datasheet
1.MPC561MZP56.pdf
(1420 pages)
Specifications of MPC561MZP56
Cpu Family
MPC56x
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
56MHz
Interface Type
QSPI/SCI/SPI/UART
Total Internal Ram Size
32KB
# I/os (max)
56
Number Of Timers - General Purpose
22
Operating Supply Voltage (typ)
2.6/5V
Operating Supply Voltage (max)
2.7/5.25V
Operating Supply Voltage (min)
2.5/4.75V
On-chip Adc
2(32-chx10-bit)
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
388
Package Type
BGA
Program Memory Type
ROMLess
Program Memory Size
Not Required
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC561MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC561MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
- Current page: 1024 of 1420
- Download datasheet (11Mb)
READI Module
24.9.5
Data trace windowing is achieved via the address range within the DTEA and the DTSA fields of the DTA
registers. All L-bus accesses which fall within these two address ranges, provided the address ranges are
enabled in either DTA register, are candidates to be transmitted. Data read and/or data write trace may be
enabled via the TA field of the data trace attributes registers (DTA).
24.9.6
Special L-bus cases are handled as described in
24.9.7
For queuing program trace, data trace, and ownership trace messages, READI implements a queue 32
messages deep (The queue is 16 messages deep on some versions; refer to device errata). Messages that
enter the queue are transmitted via the output auxiliary port in the order in which they are queued.
24-56
Data Trace Windowing
Special L-Bus Cases
Data Trace Queuing
L-bus Cycle Aborted
L-bus Cycle with data error
L-bus Cycle terminated due to address error
L-bus Cycle completed without error
L-bus Cycle initiated by READI (Read/Write Access)
L-bus Cycle is an instruction fetch
Data Storage Interrupt
System Reset
Data trace ranges are word aligned. Therefore, the address range fields
(DTEA and DTSA) of the DTA registers are only 23 bits wide and, as such,
should be assigned by the tool with the 23 most significant bits of the
intended 25-bit range address, i.e. the 2 LSB of the address are not used.)
The off-core MPC500 special purpose register (SPR) map cannot be
distinguished from the normal memory map accesses via the defined
address range control. If data trace ranges are set up such that the off-core
MPC500 SPR map falls within active ranges, then accesses to these off-core
MPC500 SPRs will be traced, and the messages will not be distinguishable
from accesses to normal memory map space. Off-core MPC500 SPRs
typically exist in the 8-Kbyte – 16-Kbyte lowest memory block (0x2000 -
0x3FF0). If data or peripherals are mapped to this space, load/stores to
MPC500 SPRs will be indistinguishable from data or peripheral accesses.
Special Case
Table 24-30. Special L-Bus Case Handling
MPC561/MPC563 Reference Manual, Rev. 1.2
Table
NOTE
NOTE
24-30.
Cycle ignored
Message discarded
Cycle ignored
Cycle captured and transmitted
Cycle ignored
Cycle ignored
Cycle ignored
Cycle ignored
Action
Freescale Semiconductor
Related parts for MPC561MZP56
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
MPC5 1K0 5%
Manufacturer:
TE Connectivity
Datasheet:
Part Number:
Description:
MPC5 500R 5%
Manufacturer:
TE Connectivity
Datasheet:
Part Number:
Description:
MPC5 5K0 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
MPC5 5R0 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
MPC5 50K 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
MPC5 1R0 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
TOWER ELEVATOR BOARDS HARDWARE
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
TOWER SERIAL I/O HARDWARE
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
LCD MODULE FOR TWR SYSTEM
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
DAUGHTER LCD WVGA I.MX51
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
TOWER SYSTEM BOARD MPC5125
Manufacturer:
Freescale Semiconductor
Datasheet: