MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 798

MPC561MZP56

Manufacturer Part Number
MPC561MZP56
Description
Manufacturer
Freescale
Datasheet

Specifications of MPC561MZP56

Cpu Family
MPC56x
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
56MHz
Interface Type
QSPI/SCI/SPI/UART
Total Internal Ram Size
32KB
# I/os (max)
56
Number Of Timers - General Purpose
22
Operating Supply Voltage (typ)
2.6/5V
Operating Supply Voltage (max)
2.7/5.25V
Operating Supply Voltage (min)
2.5/4.75V
On-chip Adc
2(32-chx10-bit)
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
388
Package Type
BGA
Program Memory Type
ROMLess
Program Memory Size
Not Required
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Part Number:
MPC561MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Company:
Part Number:
MPC561MZP56
Quantity:
13
Part Number:
MPC561MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Modular Input/Output Subsystem (MIOS14)
17.12.3.2 Interrupt Enable Register (MIOS14ER0)
This register contains the interrupt enable bits for the submodules. Each bit corresponds to a given
submodule.
17.12.3.3 Interrupt Request Pending Register (MIOS14RPR0)
This register is a read only register that contains the interrupt pending bits for the submodules. Each bit
corresponds to a given submodule. When one of these bits is set, it means that a submodule raised its flag
and the corresponding enable was set.
17-66
SRESET
SRESET
10:15
10:15
Bits
Bits
0:4
5:6
7:9
0:4
5:6
7:9
Field EN15 EN14 EN13 EN12 EN11
Addr
Field FLG
Addr
FLG15:11 Flag Bits — MDASM flag bits [15:11]
MSB
EN15:11 Enable Bits — MDASM enable bits [15:11]
FLG8:6
FLG5:0
MSB
0
Name
Name
EN8:6
EN5:0
15
0
FLG
1
14
1
Reserved
Flag Bits — MMCSM flag bits [8:6]
Flag Bits — PWMSM flag bits [5:0]
Reserved
Enable Bits — MMCSM enable bits [8:6]
Enable Bits — PWMSM enable bits [5:0]
2
FLG
Figure 17-36. Interrupt Enable Register (MIOS14ER0)
Figure 17-35. Interrupt Status Register (MIOS14SR0)
13
2
3
Table 17-36. MIOS14ER0 Bit Descriptions
FLG
Table 17-35. MIOS14SR0 Bit Description
MPC561/MPC563 Reference Manual, Rev. 1.2
12
3
4
FLG
11
4
5
5
0000_0000_0000_0000
6
6
0x30 6C00
0x30 6C04
Undefined
EN8
FLG
7
8
7
Description
Description
EN7
FLG
8
7
8
EN6
FLG
9
6
9
FLG
EN5
10
10
5
FLG
EN4
11
11
4
FLG
EN3
12
3
12
Freescale Semiconductor
FLG
EN2
13
2
13
FLG
EN1
14
1
14
FLG
LSB
EN0
15
LSB
0
15

Related parts for MPC561MZP56