DK-DEV-5SGXEA7/ES Altera, DK-DEV-5SGXEA7/ES Datasheet - Page 36
DK-DEV-5SGXEA7/ES
Manufacturer Part Number
DK-DEV-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Specifications of DK-DEV-5SGXEA7/ES
Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2725
- Current page: 36 of 530
- Download datasheet (16Mb)
Chapter 2: DC and Switching Characteristics for Stratix V Devices
Electrical Characteristics
May 2011 Altera Corporation
OCT calibration is automatically performed at power-up for OCT-enabled I/Os.
Table 2–9
calibration. Use
and
Equation 2–1. OCT Variation Without Re-Calibration for Stratix V Devices—Preliminary
Notes to
(1) The R
(2) R
(3) T is the variation of temperature with respect to the temperature at power-up.
(4) V is the variation of voltage with respect to the V
(5) dR/dT is the percentage change of R
(6) dR/dV is the percentage change of R
Table 2–9
Table 2–9. OCT Variation after Power-Up Calibration for Stratix V Devices—Preliminary
(2), (3), (4), (5),
dR/dV
dR/dT
Notes to
(1) Valid for a V
(2) Pending silicon characterization.
(Note
Symbol
and V
Equation 2–1
SCAL
1),
Equation
CCIO
OCT
Table
is the OCT resistance value at power-up.
(2)
lists the OCT variation with temperature and voltage after power-up
lists the on-chip termination variation after power-up calibration.
.
value calculated from
2–9:
OCT variation with voltage without
re-calibration
OCT variation with temperature
without re-calibration
CCIO
2–1:
Table 2–9
range of ±5% and a temperature range of 0° to 85°C.
(6)
to determine the OCT variation without re-calibration.
R
Description
OCT
to determine the OCT variation after power-up calibration
Equation 2–1
=
SCAL
SCAL
R
SCAL
with temperature.
with voltage.
shows the range of OCT resistance with the variation of temperature
1
CCIO
+
Stratix V Device Handbook Volume 1: Overview and Datasheet
at power-up.
dR
------ -
dT
T
V
CCIO
3.0
2.5
1.8
1.5
1.2
3.0
2.5
1.8
1.5
1.2
dR
------ -
dV
(V)
V
Typical
0.0297
0.0344
0.0499
0.0744
0.1241
0.189
0.208
0.266
0.273
0.317
(Note
%/mV
%/°C
Unit
2–8
1),
Related parts for DK-DEV-5SGXEA7/ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: